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Abstract
Scientic applications are often large, complex, computationally-intensive, and irregu-
lar. Loops are often an abundant source of parallelism in scientic applications. Due
to the ever-increasing computational needs of scientic applications, high performance
computing (HPC) systems have become larger and more complex, oering increased
parallelism at multiple hardware levels.
Load imbalance, caused by irregular computational load per task and unpredictable
computing system characteristics (system variability), often degrades the performance
of applications. Besides, perturbations, such as reduced computing power, network
latency availability, or failures, can severely impact the performance of the applica-
tions. System variability and perturbations are only expected to increase in future
extreme-scale computing systems. Extrapolating the current failure rate to Exascale
would result in a failure every 20 minutes. Such failure rate and perturbations would
render the computing systems unusable. This doctoral thesis improves the performance
of computationally-intensive scientic applications on HPC systems via robust load bal-
ancing. Robust scheduling ensures and maintains improved load balanced execution
under unpredictable application and system characteristics.
A number of dynamic loop self-scheduling (DLS) techniques have been introduced
and successfully used in scientic applications between the 1980s and 2000s. These DLS
techniques are not fault-tolerant as they were originally introduced. In this thesis, we
identify three major research questions to achieve robust scheduling (1) How to ensure
that the DLS techniques employed in scientic applications today adhere to their original
design goals and specications? (2) How to select a DLS technique that will achieve
improved performance under perturbations? (3) How to tolerate perturbations during
execution and maintain a load balanced execution on HPC systems?
To answer the rst question, we reproduced the original experiments that intro-
duced the DLS techniques to verify their present implementation. Simulation is used to
reproduce experiments on systems from the past. Realistic simulation induces a similar
analysis and conclusions to the analysis of the native results. To this end, we devised an
approach for bridging the native and simulative executions of parallel applications on
HPC systems. This simulation approach is used to reproduce scheduling experiments
on past and present systems to verify the implementation of DLS techniques.
Given the multiple levels of parallelism oered by the present HPC systems, we an-
alyzed the load imbalance in scientic applications, from computer vision, astrophysics,
and mathematical kernels, at both thread and process levels. This analysis revealed a
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signicant interplay between thread level and process level load balancing. We found
that dynamic load balancing at the thread level propagates to the process level and vice
versa. However, the best application performance is only achieved by two-level dynamic
load balancing.
Next, we examined the performance of applications under perturbations. We found
that the most robust DLS technique does not deliver the best performance under various
perturbations. The most ecient DLS technique changes by changing the application,
the system, or perturbations during execution. This signies the algorithm selection
problem in the DLS. We leveraged realistic simulations to address the algorithm selection
problem of scheduling under perturbations via a simulation assisted approach (SimAS),
which answers the second question. SimAS dynamically selects DLS techniques that im-
prove the performance depending on the application, system, and perturbations during
the execution.
To answer the third question, we introduced a robust dynamic load balancing (rDLB)
approach for the robust self-scheduling of scientic applications under failures (question
3). rDLB proactively reschedules already allocated tasks and requires no detection of
perturbations. rDLB tolerates up to P−1 processor failures (P is the number of processors
allocated to the application) and boosts the exibility of applications against nonfatal
perturbations, such as reduced availability of resources.
This thesis is the rst to provide insights into the interplay between thread and pro-
cess level dynamic load balancing in scientic applications. Veried DLS techniques,
SimAS, and rDLB are integrated into an MPI-based dynamic load balancing library
(DLS4LB), which supports thirteen DLS techniques, for robust dynamic load balancing
of scientic applications on HPC systems. Using the methods devised in this thesis, we
improved the performance of scientic applications by up to 21% via two-level dynamic
load balancing. Under perturbations, we enhanced their performance by a factor of 7 and
their exibility by a factor of 30. This thesis opens up the horizons into understanding
the interplay of load balancing between various levels of software parallelism and lays
the ground for robust multilevel scheduling for the upcoming Exascale HPC systems
and beyond.
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Introduction
Scientic computing is the cornerstone of scientic research nowadays. Numerical sim-
ulations, computational data analysis, and modeling are becoming a crucial instrument
in various scientic and engineering elds [TMT+19; LA18]. Scientists and engineers
consider computers as “universal instruments of insight” [DGK19]. From predictive mul-
tiscale models of organisms behaviors in Biology [LA18] to type Ia supernovae explosion
simulations in Astrophysics [PLF+07], scientic applications are growing in their com-
plexity and computational needs.
Computers mainly consist of transistors that are combined to form processing ele-
ments (PEs). PEs and memory units (cache memory) are placed on chips that represent
the basic building blocks of computers. In 1965, Gordon Moore anticipated that the
number of transistors per chip is going to double every year due to the advancements
in the transistor fabrication technology [Moo+65], which is known as Moore’s law. In
1975, he revised his prediction to be doubling the numbers per chip every two years.
Scaling down transistor feature size allowed the scaling up of its operating frequency,
therefore, increasing the performance of applications for free. By the beginning of the
2000s, Moore’s law would not hold longer due to the thermal and physical properties
of transistor fabrication technologies [Sch97; Kis02]. Operating frequencies can not be
scaled up, and, consequently, applications performance can no longer be improved for
free. Therefore, parallel processing is the gateway for scientic applications to achieve
high performance.
Modern high performance computing (HPC) systems provide a high level of hard-
ware parallelism at multiple levels (instruction, core, socket, and node) to boost their
oered computational power. HPC systems are constructed by connecting many com-
puter chips to form nodes, racks, and supercomputing systems (see Figure 1.1). PEs on
the same compute node share their main memory, i.e., shared memory systems. Gen-
erally, multiple nodes do not share their memory. Therefore, the system memory is
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Figure 1.1 Oak Ridge National Laboratory (ORNL) Summit Supercomputer Architec-
ture. Summit [Ser19] is the top supercomputer in the top500 supercomputers June
2019 list with a peak performance of 200 PetaFLOP/s.
distributed across nodes. Hence the term distributed memory systems or distributed sys-
tems is often used to refer to multiple nodes systems that may be in the same geographic
location or not. Supercomputers are typically constructed by interconnecting multiple
high-performance compute nodes, via interconnection networks, together with storage
to form one large high performance distributed computing system. For example, the
number of central processing unit (CPU) cores per node in the top 3 supercomputing
systems1 ranges from 44 to 260 cores and around 4000 nodes per system. Figures 1.2
to 1.4 show the evolution of the top HPC system in the top500 list over the years in
terms of number of cores per node, number of nodes per system, and the overall num-
ber of cores per system. The large number of cores and nodes per system represents a
signicant challenge for scientic applications to harness such massive compute-power
eectively.
For all such high parallelism and high performance of modern HPC systems, they do
not fulll the increasing computational needs of scientic applications, in certain cases.
For example, state-of-the-art weather prediction models execute 100− 250 times slower
than required to achieve predictions with 1 km resolution on current Petascale (1015
oating-point operations per second, FLOP/s) machines [SBW+19]. Therefore, HPC sys-
tems keep growing more massive and more complex to fulll the ever-increasing needs
of scientic applications.
1 https://www.top500.org/list/2019/06/
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Figure 1.2 Number of processing cores per node in the top HPC systems according to
the top500 list over the years. Accelerators in top systems are shown as green
notes. The number of cores per node is increasing, specifically in the few previous
years. Modern HPC systems contain tens to hundreds of cores per compute node.
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Figure 1.3 Number of nodes per system in the top HPC systems according to the
top500 list over the years. Accelerators in top systems are shown as green notes.
The number of nodes/system is significantly increasing, and it reaches tens of thou-
sands of nodes in the modern HPC systems.
The current system sizes need to be scaled by a factor of 1000 to achieve Exas-
cale performance. An Exascale HPC system refers to a system capable of achieving
at least 1 ExaFLOP/s performance for the high performance Linpack [DLP03] (HPL)
benchmark, that is one oating-point operation every billionth of a billionth of a sec-
ond [SAB+19]. Europe [Kal19], the United States of America [KLQ19], China [QL18],
and Japan [Sor19] each has planned to commission two or three Exascale (1018 FLOP/s)
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Figure 1.4 Number of processing cores per system in the top HPC systems according
to the top500 list over the years. Accelerators in top systems are shown as green
notes. The overall number of cores in a system is in the range of tens of millions of
cores. This represents a significant challenge for scientific application to harness
all the compute-power of this large number of cores eectively.
systems between 2020 and 2023. Such a large scale of HPC systems presents a challenge
for scientic applications to harness the massive computing power of these systems.
1.1 Scientific Applications and their Performance
Challenges
Applications need to exploit such high hardware parallelism of HPC systems by expos-
ing and expressing software parallelism within themselves. Harnessing high parallel
hardware computing power represents a challenge for applications to divide their work-
load into small chunks of work, i.e., tasks that are executed in parallel on multiple PEs.
Large computationally-intensive parallel loops, in general, constitute the majority of
the workload in scientic applications [ABC+06]. These loops are an abundant source
of parallelism, as they typically contain a large number of computationally-intensive
loop iterations, which are, in general, independent (or can be rendered independent via
loop transformations) computational tasks that can be performed in parallel on multiple
PEs.
Another challenge is the scheduling of application tasks, which is the distribution
of application tasks and their mapping in space (to PEs) and in time (when to start a
task on a PE) to work in parallel. Scheduling needs to assign tasks to PEs in such a
way that balances the load among PEs with minimum overhead to minimize the overall
application execution time.
Load imbalance between various PEs executing an application degrades its per-
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formance and scalability. Scheduling and load balancing are among the most critical
challenges identied on the road to Exascale systems [BBC+]. Load imbalance mani-
fests due to application-related factors, such as nonuniform workload per task due to
branches and conditional statements, or system-related factors, such as irregular PE
performance, nonuniform memory and cache access times, and perturbations [TSL+17;
BC05; VLWB+19].
Due to the hybrid nature of current HPC systems, distributed memory across com-
pute nodes and shared memory within single nodes, hybrid parallelization of scientic
applications at process level and thread level using MPI+OpenMP is the most common
and successful approach [JJM+11; RHJ09; SB01]. Therefore, load balancing methods are
essential at both process and thread levels.
Perturbations during application execution degrade its performance and lead to load
imbalance as well. Nonfatal perturbations (see Section 3.1) during execution, due to
system interference, error recovery, and error reporting, signicantly aect application
performance [VLWB+19; GSG+16; AE18]. Additionally, PE, node, and network fail-
ures (fatal perturbations) are expected to increase proportional to the number of com-
ponents in a system [BBC+; WLB+16], i.e., CPU socket count and memory modules.
Extrapolating the current failure rates to Exascale systems would result in a failure ev-
ery 24 minutes, which would be prohibitive to scientic applications [BBC+]. Therefore,
applications need to acquire robust properties to address such unpredictable perturba-
tions during execution. A robust application maintains its correct execution and (load
balanced) performance under perturbations.
Inspecting the load balancing and robustness of OpenMP and MPI explicates the gap
in this area (see Figures 1.5 and 1.6). In the OpenMP standard, only three scheduling
methods are available, which may not be sucient to provide improved load balanced
execution of applications on modern and future manycore computing systems. More-
over, no fault-tolerance methods are oered by the OpenMP standard or the libraries
that implement it.
For MPI, there are non standard MPI implementations that provide certain fault tol-
erance functionality, such as rMPI [FRO+11], redMPI [FME+12a], FT-MPI [FD00], and
user-level fault mitigation (ULFM) [BBH+12]. However, no standard load balancing
method is oered in MPI or any of its implementations.
In this thesis, we propose robust and dynamic load balancing methods and
implement them in OpenMP and MPI. Also, we study and analyze the dynamic
load balancing at the two levels, process and thread levels, implemented using
MPI+OpenMP. Therefore, the goal of this doctoral thesis is improving the performance of
computationally-intensive scientic applications on HPC systems via robust load balanc-
6 Introduction
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RAND
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Figure 1.5 Load balancing and robustness in OpenMP. It oers three scheduling methods
for load balancing as a standard, which may be insuicient due to the increase in
PEs count on modern shared-memory systems. Certain OpenMP runtime library
implementations are extended with more DLS techniques (explained in detail in
Chapters 2 and 9). No robustness methods are oered in OpenMP.
None
Load 
balancing
Fault 
tolerance
NoneNone rMPI
redMPI
FT-MPI
ULFM
MPI
Figure 1.6 Load balancing and robustness in MPI. No load balancing solutions is oered
in the MPI standard or nonstandard implementations. For fault tolerance, there
are several nonstandard MPI implementations that oer certain fault tolerance
functionality, such as rMPI [FRO+11], redMPI [FME+12a], FT-MPI [FD00], and
user-level fault mitigation (ULFM) [BBH+12]
ing that maintains improved balanced load execution under unpredictable application and
system characteristics.
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1.2 Research Problem and estions
A number of dynamic loop self-scheduling (DLS) techniques (see Section 2.2) have
been introduced and successfully used in scientic applications between the 1980s and
2000s (see Figure 1.7, DLS techniques explained in detail below in Section 2.2). These
DLS techniques oer a broad spectrum of load balancing capabilities, including specic
techniques that adapt to account for system-induced load imbalance. Such properties
of DLS techniques makes them very suitable to achieve load balance on modern HPC
systems.
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Figure 1.7 A timeline of the most successful and adopted DLS techniques. DLS tech-
niques were introduced as mathematical formulae or pseudocodes. These tech-
niques are not fault-tolerant as originally introduced.
Most of DLS techniques exist only as concepts as they were introduced, i.e., theoret-
ically in publications and not as a dynamic load balancing library or part of a runtime.
Also, the systems on which these techniques were developed and introduced no longer
exist in most cases. This raises the rst question (above in the Abstract) of
Q1 How to ensure that the DLS techniques employed in scientic applications today ad-
here to their original design goals and specications?
Answering this question eliminates uncertainties regarding DLS implementation and
their performance and establishes trustworthiness in their implementation.
The second question is
Q2 How to select a DLS technique that will achieve improved performance under pertur-
bations?
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Given the wide range of DLS techniques and the diversity of their characteristics and
performance with dierent applications and systems, the selection of the most ecient
DLS technique for an application-system pair is not trivial. Answering this question
solves the algorithm selection problem for DLS.
DLS techniques, however ecient and adaptive, are not resilient by denition as
they were introduced. They can not tolerate PE or network failures and results in de-
graded performance on highly perturbed systems. Failures (fatal perturbations) are only
expected to increase in future HPC systems [BBC+; WLB+16]. Therefore, the third ques-
tion is
Q3 How to tolerate perturbations during execution and maintain a load balanced execu-
tion on HPC systems?
Improving applications performance via load balanced execution under (nonfatal and
fatal) perturbations achieves robust scheduling.
1.3 Approach
We describe our approach in addressing and answering the three identied research
questions mentioned above. Figure 1.8 shows an overview of the employed approach
and contributions of this doctoral thesis. The present implementation of DLS techniques
needs to be veried against the original publications to answer the rst research ques-
tion. Reproduction, understood as revisiting a particular scientic problem without the
original artifacts, contributes to the validation of those experiments, and establishes
their scientic relevance [ACM16; HT13]. Given that the computing systems on which
the DLS techniques were introduced and developed no longer exist, simulation is used
for reproduction. Simulation is a crucial instrument of scientic research and helps mit-
igate experimentation cost and time. Moreover, performance simulation helps predict
performance on existing and nonexisting (past or future) computing systems and per-
mits experimentation in a controlled environment. Therefore, simulation is used for the
reproduction experiments that verify the present DLS implementation.
Answering the rst research question using reproduction via simulation requires
realistic performance simulation of scheduling experiments. To this end, we propose
methods for capturing applications and systems characteristics in simulation for the
realistic performance simulation. We compare native and simulative performance re-
sults to evaluate how realistic are performance simulations and establish trust in simu-
lation results. Realistic performance simulations are employed for the reproduction of
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Figure 1.8 Overview of the approach and contributions of this thesis. Reproduction is
employed for the verification of DLS techniques implementation. Realistic simu-
lation methods are devised for performance simulation with DLS. Verified DLS
techniques are implemented in OpenMP and MPI to enable applications with
single- and two-level DLB. SimAS leverages realistic performance simulations for
the dynamic selection of DLS techniques during execution. rDLB addresses robust
scheduling under perturbations via proactive task re-execution. Realistic simula-
tion, SimAS, rDLB, and two-level DLB are all essential for the robust scheduling
on modern and future HPC systems.
scheduling experiments in original DLS publications for the verication of present DLS
techniques implementation.
After the verication of the DLS techniques implementation, we investigate how
to employ these techniques to scientic applications and how eective they are in im-
proving application performance via load balancing. We show and discuss implemen-
tations of DLS techniques in OpenMP and MPI. DLS implementations in OpenMP and
MPI enable scientic applications to employ dynamic load balancing (DLB) both at the
thread level and process level. For the rst time, we investigated the performance of sci-
entic applications with DLB at the thread level only, process level only, and at both the
thread and process levels simultaneously. We show the interplay between process level
and thread level DLB and that load balancing eects propagate from one level to another.
We explore the performance of applications with various DLS techniques under per-
turbations to understand the impact of various perturbations on performance and an-
swer the second research question. We conrm the hypothesis that no single DLS tech-
nique achieves the best performance under dierent perturbations. DLS techniques are de-
signed to be very ecient in load balancing applications on HPC systems. However, they
are not robust to dierent execution scenarios. To answer the second question, we de-
vised a Simulation-assisted scheduling Algorithm Selection [MC18b] (SimAS) approach
10 Introduction
for the dynamic selection of the most ecient DLS technique based on the system state
and perturbations in the system. SimAS leverages realistic performance simulations for
the selection of the most ecient DLS technique during execution.
We devised the robust Dynamic Load Balancing [MCC19] (rDLB) approach for the
robust self-scheduling of applications on HPC systems to answer the third research ques-
tion. rDLB tolerates P − 1 failures, where P is the number of PEs used by an application,
and boosts applications performance and DLS techniques robustness in the presence of
nonfatal perturbations.
The dynamic selection of DLS techniques during execution via SimAS, the robust
scheduling with rDLB, two-level DLB, and realistic performance simulations are all nec-
essary components for the robust scheduling and load balancing of scientic applica-
tions on modern and future HPC systems.
1.4 Contributions and Significance
The contributions of this doctoral thesis are summarized in the following:
1. A realistic performance simulation approach for scientic applications
with DLS. We detail how to capture application and computing system characteristics in
simulation for the realistic performance simulation [MEC+18a; MEC+19]. We discuss and
compare the inuence of dierent representations of application characteristics in simu-
lation on the predicted simulative performance. We clarify how to capture, ne-tune, and
verify computing system representation in simulation. Native and simulative applications
performance are compared to evaluate how realistic is performance simulations, both,
quantitatively and qualitatively. We dene a realistic performance simulation as the sim-
ulation that leads to a performance analysis similar to the native one, and that captures
performance features extracted from native performance results.
2. A verication via reproduction method. We devise a method for the repro-
duction of DLS experiments included in the literature for the verication of the present
implementation of DLS techniques [MEC18]. We employ this method for the reproduc-
tion and verication of the factoring [FHSF92] DLS technique (FAC), which is one of the
most successful DLS techniques. Verication of FAC lays the ground for the verication
of more complex DLS techniques, such as adaptive weighted factoring [BVD03] (AWF),
its variants [CB08], and adaptive factoring [BL00] (AF), which derive from FAC.
3. Implementation of the DLS techniques. We explore centralized and decentral-
ized coordination approaches in implementing DLS techniques. We discuss the advan-
tages and limitations of each approach. We present DLS implementations in the most
successful and widely used programming models in HPC, namely open multiprocess-
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ing (OpenMP) and message passing interface (MPI ). This encourages scientic applica-
tions developers to employ DLS techniques, which is crucial for improving the perfor-
mance and scalability of scientic applications on large-scale HPC systems.
4. Single- and two-level dynamic load balancing of scientic applications.
We show how to use DLS techniques for the dynamic load balancing at a single or
two levels of software parallelism. We analyze load imbalance in applications at single
and two levels. We provide insights into the interplay between the load balancing at two
levels and conrm that two-level dynamic load balancing ensures improved application
performance.
5. Simulation-assisted scheduling algorithm selection. We analyze the
performance of applications with dierent DLS techniques under nonfatal perturba-
tions [MC18a]. We show that DLS techniques are very ecient in dierent execution
scenarios, however, they are not very robust. We conrm the hypothesis that no single
technique provides the best performance under all perturbations. We devise Simulation-
assisted scheduling Algorithm Selection (SimAS) for the dynamic selection of DLS tech-
niques under perturbations [MC18b]. SimAS dynamically selects DLS techniques where
they are the most ecient to improve the performance of applications.
6. Robust dynamic load balancing for parallel tasks. To address fatal and
nonfatal perturbations in large scale HPC systems, we devise robust Dynamic Load
Balancing [MCC19] (rDLB). rDLB proactively reschedules tasks to tolerate fatal and
nonfatal perturbations. It does not require any fault detection mechanism. Experimental
evaluation of rDLB shows that it tolerates up to P − 1 failures, where P is the number of
PEs allocated to the application and boosts the robustness of DLS techniques by up to a
factor of 30 under nonfatal perturbations.
1.4.1 Significance
Realistic performance simulations are essential for predicting the performance of ap-
plications on present HPC systems. Thus, realistic simulations mitigate large (often in-
feasible) exploratory experiments to optimize application performance on a particular
architecture. Also, realistic simulations predict performance on future nonexistent HPC
systems, which helps to direct their design and optimizations.
Veried DLS techniques and their implementations in OpenMP and MPI encourage
scientic application developers to employ DLS techniques in their codes. Thereby im-
proving applications performance via single- and two-levels dynamic load balancing, as
shown in this thesis. Increased PE count per node and increased number of nodes in
large scale modern and future HPC systems, will only worsen the impact of load im-
balance on applications performance. Veried DLS techniques at the thread level and
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process level with eLaPeSD and DLS4LB address such problems.
SimAS addresses the problem of algorithm selection for DLS of scientic applica-
tions. In particular, it selects dynamically during execution the most ecient DLS tech-
niques according to the application, system, and perturbations during execution. The
dynamic selection of DLS techniques ensures the eciency of DLS and improves appli-
cations performance under unexpected execution scenarios.
rDLB addresses both fatal and nonfatal perturbations and ensure the completion and
the balanced load execution of scientic applications under perturbations.
Modern and future large scale HPC systems are expected to incur highly variable
system performance and high failure rates (a failure every 24 minutes [BBC+]). Realistic
simulations, veried DLS techniques implementations, SimAS, and rDLB all contribute
to the robust scheduling of scientic applications and improve their performance on
such systems. Without robust scheduling, modern and future HPC systems would be
rendered unusable due to their high variability and failure rates.
1.5 Organization of the Thesis
The remainder of the thesis is structured into ve parts. Part I contains an overview of
the scientic background on loop scheduling and dynamic load balancing, faults, errors,
failures, and performance simulation. In particular, a background on load imbalance,
loop scheduling in general, and more specics on DLS techniques are provided in Chap-
ter 2. In Chapter 3, terms related to failures and robustness are dened. Perturbations
in large scale HPC systems and their eect on performance are presented to identify
the most critical perturbations to be considered in the subsequent chapters, which chal-
lenge applications performance. The SimGrid [CGL+14] simulation toolkit is introduced
in Chapter 4, which is used for performance simulation of scientic applications. Part I
ends with Chapter 5, which includes related work from literature on load balancing,
fault tolerance, and simulation.
Part II contains our investigations and eorts in achieving realistic performance sim-
ulation and the verication of DLS techniques implementation via reproduction. Meth-
ods for the realistic performance simulation are presented in Chapter 6. In Chapter 7,
the realistic simulation methods are used for the reproduction of DLS experiments from
literature for the verication of the present implementation of DLS techniques. Vari-
ous simulation approaches are compared to each other and against native performance
in Chapter 8 to evaluate how realistic is performance simulations. Several application
representations are compared for their impact on the predicted simulative performance.
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Part III includes the implementation of DLS techniques in the most used program-
ming models in HPC and the use of DLS techniques for single- and two-level dynamic
load balancing. Centralized and decentralized implementations of DLS techniques and
their implementations in OpenMP and MPI are discussed in Chapter 9. In Chapter 10,
the load balancing of scientic applications at a single level using DLS techniques is
presented. Also, the weak and strong scalability of scientic applications on homoge-
neous and heterogeneous HPC systems are discussed. The two-level load imbalance in
scientic applications is analyzed in Chapter 11. Insights into the interplay between
the dynamic load balancing at the two levels are provided based on the performance
analysis.
Part IV includes our investigations and contributions on the robust scheduling and
scheduling under perturbations. The performance of scientic applications with dier-
ent DLS techniques under nonfatal perturbations is analyzed in Chapter 12. The SimAS
method is presented for the dynamic selection of the most robust DLS technique. The
rDLB approach is introduced for the robust scheduling against fatal and nonfatal per-
turbations in Chapter 13 .
Part V contains one chapter, Chapter 14, which concludes this doctoral thesis and
highlights future outlook and open problems for future research.
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2
Load Imbalance and Loop Scheduling
Simulation and data are considered the third and fourth pillars of science after theory
and experimentation. Scientic applications include weather prediction, N-body sim-
ulations, heat diusion, and Monte-Carlo simulations, among others. They advance
scientic and industrial elds, such as meteorology, chemistry, medicine, aviation, and
astrophysics. These applications represent the typical workload of HPC systems. HPC
systems have grown in the computational power and degrees of parallelism they oer
to accommodate the ever-increasing computational demands of scientic applications.
In general, applications can be classied into computationally-intensive,
communication-intensive, Input/output-intensive, or a combination of two or more
of these. Computationally-intensive applications spend most of their execution time
in computations (CPU time) whereas communication-intensive applications spend
most of their execution time in communication either between compute nodes, CPU
and memory (memory-bound), or CPU and input/output (including storage) devices
(I/O bound). However, studying scientic applications revealed that there are seven
numerical methods, known as Berkeley Dwarfs, that constitute most of the scientic
applications [ABC+06]. These dwarfs are computationally-intensive in nature.
Computationally-intensive loops represent the main source of parallelism in scien-
tic applications. Loops exist in scientic applications to iterate over the “physical sim-
ulated” domain and compute its properties. Loops are classied into doall and doacross
loops [HLK+97]. Doall loops are loops where there is no dependency across loop it-
erations, i.e., its loop iterations are embarrassingly parallel independent tasks. Doacross
loops are loops where there are dependencies between the loop iterations. Doacross
loops are more complex to parallelize. However, synchronizations can be added to fulll
the dependencies across the loop iterations and partially parallelize independent loop
iterations [CRA+08; PK87].
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2.1 Load Imbalance
Load imbalance manifests as uneven nishing times of processing elements (PEs). It
degrades the performance of scientic applications on HPC systems as faster PEs idly
wait until slower PEs nish, instead of helping them nish faster [LHG+08]. Load im-
balance is a major performance challenge for scientic applications, adversely aects
scalability, and becomes more signicant as the number of PEs increases, which is ex-
pected in the future Exascale systems and beyond [BWG12]. Load imbalance is caused
by applications- and/or systemic-related characteristics [SMW18]. Application-induced
load imbalance includes irregular computations per task due to conditional statements
and branches. System-induced (i.e., system variability ) load imbalance includes nonuni-
form memory access (NUMA), nonuniform processing speed due to cache misses, ar-
chitectural properties, or perturbations. For example, it was found that low-level opti-
mization inside the CPU when one of the operands is zero causes load imbalance in a
geophysics simulation application [TSL+17].
Load imbalance may manifest in more than one level of software parallelism, i.e.,
among processes (process-level) and threads (thread-level). For example, Figure 2.1 con-
ceptually shows the two-level load imbalance of a scientic application parallelized us-
ing multiple processes and threads. Due to the thread level load imbalance, threads that
nish early must wait until the slowest thread nishes (yellow regions). Therefore, the
slowest thread dominates the performance of a process. Similarly, at the process level,
the faster process has to wait for the slower ones, and the slowest process dominates
the application performance. Load imbalance produces wait-states that can propagate
across the application in the same level of parallelism (e.g., among threads only or pro-
cesses only) and across dierent levels of parallelism (i.e., a wait state at one thread
delays the execution of another process) [BGW+10; BGA+16]. The two-level load im-
balance is a compound problem and not trivial to address as the scheduling performance
at one level is inuenced by the scheduling decisions at the other level. For example, the
relation between batch-level and application-level scheduling was studied [EMC17b],
and it was shown that a holistic solution that simultaneously addresses load imbalance
at both levels results in better performance improvement than focusing on improving
the performance at each level alone.
2.1.1 Load Balance Metrics
The load balance of the applications is measured by two metrics, namely the coecient
of variation (c.o.v.) of the parallel PEs nishing times [FHSF92] and the ratio of the mean
PEs nishing times to the maximum PE nishing time (mean/max) [CBL08]. The c.o.v.
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Figure 2.1 Conceptual illustration of the impact of the two-level load imbalance of a
scientific application on two processes, each with eight threads. Due to the
uneven execution progress at the thread level, faster threads wait for the slowest
thread in each process, represented by the yellow regions. At the process level,
process 0 (faster) waits for process 1 (slower), represented by the red region. The
application completes when the slower process (process 1) finishes.
is calculated as the ratio between the standard deviation of PEs’ nishing times to their
mean value. Both metrics are unitless. A severe execution load imbalance corresponds
to a c.o.v. >> 0 and a mean/max << 1 while a negligible load imbalance corresponds
to c.o.v. ≈ 0 and mean/max ≈ 1. The mean/max indicates how long the processes of
an application have to wait for the slowest process due to load imbalance. A mean/max
value of 1 represents a balanced load execution (lower bound), and a low value indicates
that execution time is prolonged due to a process that lags behind all the other processes.
When all processes except one have similar nishing times, the c.o.v. would have a low
value and hides the fact that one process is lagging the execution, while it will show as
a high value in mean/max metric (see Section 8.3.3).
2.2 Loop Scheduling
Scheduling, in the context of applications, is the mapping of applications tasks in
space and time to PEs to minimize the application execution time. Scheduling is con-
cerned with the assignment of tasks. The application itself generally distributes its data.
Data can be centralized, distributed, or replicated. Certain scheduling techniques are
locality-aware, i.e., try to assign tasks to PEs that already have the data for these tasks
in their cache or local memory, to avoid data migration and improve performance.
In loop scheduling, each loop iteration is considered a task. Doall loops consist of
parallel independent tasks. Scheduling methods aim to maximize the load balance be-
tween PEs with minimum scheduling overhead to minimize application execution time.
Scheduling overhead includes the time taken to assign tasks to PEs, the time to calculate
how many tasks to assign to a PE (chunk size), and synchronization and communication
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overheads required to assign the tasks to PEs.
2.2.1 Work-sharing, Self-scheduling, and Work-stealing
Scheduling involves work partitioning and work assignment, i.e., how to divide the ap-
plication workload into chunks and how to assign these work chunks to PEs. Scheduling
is classied into three main categories based on the method of work assignment, namely
1. Work-sharing
2. Self-scheduling
3. Work-stealing.
In work-sharing all tasks are distributed among PEs as soon as they are created in such
a way that achieves a balanced load among the PEs. In self-scheduling [BC05], when-
ever a PE is free, it allocates (or requests) a chunk of work (tasks) to execute from a
central work queue. In Work-stealing [BL99], a work queue is associated with each PE.
PEs execute tasks from their queue until it is empty. When a PE’s queue is empty, it
selects a victim PE and steals tasks from the victim’s work queue to achieve load bal-
ance. Self-scheduling diers from work-stealing in that all PEs assign themselves (steal)
work from a central work queue. Table 2.1 summarizes the dierences between the three
scheduling methods. This work studies and extends self-scheduling methods for robust
application scheduling as they are proactive and can achieve improved load-balanced
performance under perturbations.
From the task assignment point of view (when task assignment decisions are made),
loop scheduling can be divided into static and dynamic techniques. Static techniques
divide and assign work to PEs before application execution, and the assignment does
not change afterward. Block, cyclic, and block-cyclic are examples of static scheduling
methods [LTS+gu]. In this work, block scheduling where each PE is assigned one block
of tasks equals to
chunksizeSTATIC =
⌈
N
P
⌉
(2.1)
is denoted as STATIC. It incurs minimal scheduling overhead. However, it may results
in degraded application performance due to load imbalance for irregular applications or
systems. Table A.1 lists the symbols used in the calculation of the chunk size and their
description.
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Table 2.1 Scheduling methods
Work-sharing
How do they work? All tasks are assigned as soon as they are created.
Challenges How to distribute tasks to achieve load balance?
Load balancing
Proactive, tasks are distributed among PEs in
a way that achieves a balanced execution.
Self-scheduling
How do they work?
Tasks are stored in a central work queue.
Chunks of tasks are self-assigned to free and requesting PEs.
Challenges How many tasks to assign at a time?
Load balancing
Proactive, tasks are assigned in decreasing chunk sizes
to avoid overloading PEs.
Work-stealing
How do they work?
Tasks are initially distributed to PE work queues.
An idle PE steals tasks from overloaded PE queues .
Challenges
How to select a victim?
How many tasks to steal?
Load balancing Reactive, stealing adjusts the tasks distribution.
2.2.2 Dynamic Loop Scheduling
Dynamic loop self-scheduling (DLS) techniques assign work during execution to free
and requesting PEs employing self-scheduling.
DLS techniques have been introduced since 1980s [PPC86] and have been developed
and employed by scientic applications to successfully balance their loads on HPC sys-
tems, such as heat conduction [BV02], N-Body simulations [BFH95], solar map genera-
tion [BWA16], an image denoising model, simulations of a vector functional-coecient
autoregressive (VFCAR) model for multivariate nonlinear time series [CB07], and a com-
puter vision application (PSIA) [EMC17a]. DLS techniques only assume and are appli-
cable to independent tasks or doall loops of applications [PPC86; KW85; PK87; FHSF92;
BVD03; CB08]. For dependent tasks, several loop transformations, such as loop peeling,
loop ssion, loop fusion, and loop unrolling, can be used to eliminate loop dependen-
cies [BGS94]. The use of DLS to improve the performance of computationally-intensive
scientic applications executing on modern HPC platforms is of increased signi-
cance today as system-induced load imbalance is exacerbated due to systems diversity,
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Table 2.2 A summary of loop self-scheduling techniques characteristics
Scheduling technique
Category
Chunk
calculation
Chunk
size
Use of
batches
Dynamic
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Static block cyclic (STATIC) X X X X
Self-scheduling (SS) [PPC86] X X X X
Fixed size chunking (FSC) [KW85] X X X X
Modified fixed size chunking (mFSC) [BCS13] X X X X
Guided self-scheduling (GSS) [PK87] (GSS) X X X X
Trapezoid self-scheduling (TSS) [TN93] X X X X
Factoring (FAC) [FHSF92] X X X X
Random (RAND) [CIB18] X X X X
Weighted factoring (WF) [FHSU+96] X X X X
Adaptive weighted factoring (AWF) [BVD03] X X X X
Adaptive weighted factoring (AWF-B) [CB08] X X X X
Adaptive weighted factoring (AWF-C) [CB08] X X X X
Adaptive weighted factoring (AWF-D) [CB08] X X X X
Adaptive weighted factoring (AWF-E) [CB08] X X X X
Adaptive factoring (AF) [BL00] X X X X
complexity, increased system size, increased heterogeneity, and massively parallel na-
ture [WLB+16; DBK06].
Table 2.2 [MC18a] summarizes the characteristics of DLS techniques considered in
this work. The key dierence between various DLS techniques lies in the chunk size
calculation, i.e., amount of work (tasks) assigned at a time to a PE per request. DLS
techniques are divided into nonadaptive and adaptive techniques [BC05].
2.2.2.1 Nonadaptive DLS techniques
Nonadaptive DLS techniques calculate chunk sizes based on the probabilistic anal-
ysis of loop iteration execution times. They account for load imbalance in scien-
tic applications caused by application characteristics, such as the variation of task
execution times. Nonadaptive DLS techniques include self scheduling (SS) [PPC86],
xed-size chunk (FSC) [KW85], modied xed-sized chunking [BCS13] (mFSC),
guided self-scheduling [PK87] (GSS), trapezoid self-scheduling [TN93] (TSS), factor-
ing [FHSF92] (FAC), weighted factoring [FHSU+96] (WF), and random [CIB18] (RAND).
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SS assigns a single task at a time per PE request.
chunksizeSS = 1 (2.2)
Therefore, SS achieves the maximum possible load balance at the cost of the highest
scheduling overhead among DLS techniques. SS represents one extreme, where STATIC
represents the opposite extreme with minimal scheduling overhead and minimal load
balancing capacity. FSC assigns tasks in chunks of xed size. It calculates the optimal
chunk size that minimizes scheduling overhead and maximizes the load balance based
on the variability among tasks execution times and the scheduling overhead.
chunksizeFSC =
√
2Nh
σP
√
log P
(2.3)
Therefore, FSC requires the measurement of h and σ before using the technique. mFSC
alleviates this burden and assigns a chunk size that results in a number of chunks equal
to that of FAC (explained below).
tsize =
⌈
N
P
⌉
(2.4)
chunksizemFSC =
0.55 + tsize log 2
log tsize (2.5)
GSS addresses the uneven starting times of PEs and assigns chunks in decreasing sizes.
chunksizeGSS =
⌈
R
P
⌉
(2.6)
TSS assigns chunks of decreasing sizes, similar to GSS. However, chunk sizes decrease
linearly in TSS, which simplies the chunk calculation and reduces scheduling overhead.
The decreasing sizes help in balancing the PEs loads.
First chunk size f = N2P (2.7)
Last chunk size l = 1 (2.8)
I =
⌈
2N
f + l
⌉
(2.9)
Decrement between consecutive chunks D = f − l
I − 1 (2.10)
chunksizeTSS = previous chunksize − D (2.11)
FAC assigns chunks in batches to reduce the scheduling overhead. FAC employs proba-
bilistic analysis of application characteristics to calculate batch sizes that maximize the
probability of achieving a balanced load execution. The batch size calculation depends
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on the mean of tasks execution times, µ, and their standard deviation, σ . The chunks
within a batch are equal in size,namely the chunk size equals to the batch size divided
by P .
chunksizeFAC
⌈
Rj
xjP
⌉
, j is the batch number (2.12)
bj =
P
2
√
Rj
× σ
µ
(2.13)
x0 = 1 + b20 + b0
√
b20 + 2 (2.14)
xj = 2 + b2j + bj
√
b2j + 4 (2.15)
µ and σ need to be calculated before the execution of a loop via proling. When µ and
σ are not available, FAC is practically implemented by assigning half of the remaining
loop iterations as a batch, which is equally distributed to PEs on request.
chunksizeFAC =
⌈
Rj
2P
⌉
(2.16)
WF is derived from FAC to address heterogeneous PEs. With WF, each PE is assigned
a relative weight that is xed during execution. Each PE is assigned a chunk from the
current batch relative to its weight.
chunksizeWF = wi × chunksizeFAC (2.17)
In this work, the practical implementations of FAC and WF are used. RAND employs
the uniform distribution to arrive at a randomly calculated chunk size between an upper
and a lower bound [CIB18].
N
100P ≤ chunksizeRAND ≤
N
2P (2.18)
2.2.2.2 Adaptive DLS techniques
The adaptive DLS techniques measure the performance during execution and adapt
their chunk calculations accordingly to address the load imbalance due to systemic
characteristics, such as non-uniform memory access (NUMA) delays and perturba-
tions during execution. The adaptive DLS techniques include adaptive weighted factor-
ing [BVD03] (AWF), AWF variants [CB08]: AWF-B, AWF-C, AWF-D, AWF-E, and adap-
tive factoring [BL00] (AF), among others. AWF adapts the relative PE weights during
execution according to their performance. It is designed for time-stepping applications.
It measures the performance of PEs during previous time-steps and updates the PEs
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relative weights after each time-step to balance the load according to the computing
system’s present state.
chunksizeAWF = wi × chunksizeFAC (2.19)
Weighted average ratio θi =
∑s
j=1 j × tij∑s
j=1 j × nij
(2.20)
Average weighted average ratio θ¯ =
(∑P
j=1 θi
)
P
(2.21)
PE raw weight ηi =
θ¯
θi
(2.22)
Sum of raw weights ηˆ =
P∑
j=1
ηi (2.23)
wi =
ηi × P
ηˆ
(2.24)
AWF-B relieves the time-stepping requirement to learn the PE weights. It learns the
PE weights from their performance in previous batches instead of time-steps. It uses
timings from earlier chunks to compute the PE weights for the succeeding chunks. This
allows for more frequent adaptations since the PE weights can be adjusted while the
parallel loop is being executed.
Initial batch = β0 × N , 0 ≤ β0 ≤ 1 (2.25)
1st chunksize = β0 × N
P
(2.26)
AWF-C is similar to AWF-B. However, the PE weights are updated after the execution
of each chunk, instead of batch. AWF-D is similar to AWF-B, where tij is the scheduling
overhead (time taken to assign a chunk of loop iterations) in addition to chunk execution
time. This allows accounting for the scheduling overhead in the weight calculation.
AWF-E is similar to AWF-C and also takes into account the scheduling overhead, similar
to AWF-D.
AF is also based on FAC. It relaxes the assumptions in the FAC that µ andσ are known
apriori, and they are the same on all PEs. Therefore, each PE has its own µ and σ , i.e.,
µi and σi for the ith PE, which are calculated based on the tasks executed locally by this
PE. AF dynamically estimates these statistics during execution. When a PE requests a
new chunk of work, it reports the performance data of the previously executed chunk.
chunksizeAF =
D + 2TR − √D2 + 4DTR
2µi
(2.27)
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D =
P∑
i=1
σ 2i
µi
(2.28)
T = *,
P∑
i=1
1
µi
+-
−1
(2.29)
3
Perturbations
Unexpected variations in the performance of an HPC system or its components are
referred to as perturbations. Perturbations are caused by interference of application-
s/processes sharing system resources or unexpected transient or permanent malfunc-
tion. Perturbations cause PE reduced computing speed, reduced network bandwidth,
longer network latency, or failures (in PEs or network links).
Perturbations are considered another major challenge of scientic applications per-
formance on HPC systems and are expected to be more signicant in the future due
to fabrication tolerances and thermal concerns [WLB+16]. Due to the large number of
components in these systems, perturbations are inevitable. For example, ASC Q sys-
tem at Los Alamos National Laboratory had on average 26.1 processors failures per
week [MHH+05]. Also, the mean time to failure (MTTF) for BlueGene and Titan were
found to be 7.9 days [BBC+; DGG+19] and 22.78 hours [Ni16], respectively. Failure rates
of a system grow proportional to the number of processors sockets in a system [SG07].
Extrapolating the current failure rates to Exascale systems would result in MTTF of
24 minutes, and if the resiliency of the components is assumed to be improved by a
factor of 10, this will result in a failure every 4 hours [SWA+14; BBC+].
3.1 Faults, Errors, Failures
A fault is a sudden malfunction that occurs in a computing system, such as a bit ip
or incorrect control signal. A fault can lead to an error when a faulty unit is used in
calculations. Errors can be classied as soft or hard error. Soft errors are transient and
can not be reproduced. They do not result in permanent hardware damage that persists
after the recovery from the error. Hard errors are persistent and typically caused by
hardware damage. The faulty component needs to be replaced or xed to recover from
hard errors. Errors could be fatal, i.e., fatal perturbations or they could be silent or
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dormant errors, such as silent data corruptions (SDC) [FME+12b]. Fail-stop failures of
computing cores, nodes, or network links that render certain nodes are unreachable are
considered and denoted as fatal perturbations in the rest of this text.
Besides failures, the availability of PEs to compute or the network latency or band-
width could be reduced during the execution due to resource sharing or temporary (in-
stantaneous) malfunctions [SWZ+13]. Such errors that disturb system performance but
not cause the cease of its operation are referred to as nonfatal perturbations.
Maintaining “correct” operation in the presence of failures is denoted as fault toler-
ance, whereas robustness denotes the maintenance of certain desired system characteris-
tics despite uctuations in the behavior of its components or its environment [AMS+04].
3.2 Robustness Metrics
Robustness, as dened above, is the ability to maintain a certain performance level in
the presence of system uctuations or perturbations. Perturbations, considered herein,
are divided into fatal and nonfatal. Fatal perturbations or failures are events where the
system or one of its components cease regular operation, causing the executing appli-
cations to fail (if no robust techniques are employed in the application). Examples of
such failures are the failure of a compute node or an interconnection link or switch that
render certain compute nodes unreachable. Robustness against such failures is denoted
as resilience [BCCn09; SBC10].
Nonfatal perturbations manifest as performance variability of the system, where the
performance of a computing system or one of its components is irregular (typically de-
graded performance) due to nonfatal errors (see Section 3.5) or other processes or operat-
ing system interference. Examples of nonfatal perturbations are reduced PE computing
speed, reduced network bandwidth, and longer network latency. Robustness against
nonfatal perturbations is denoted as exibility [BCCn09; SBC10].
The Feature Perturbation Impact Analysis (FePIA) [AMS+04] procedure is employed
to derive the resilience and exibility metrics. The FePIA is derived by analyzing the
impact of a perturbation factor pi on a performance feature of interest ϕ. The metric
ρ determines how many folds a performance feature ϕ is impacted by a perturbation
factor pi . A robustness metric, resilience or exibility, of an application in a particular
execution scenario of 1, denotes the most robust execution.
For resilience, ρres (ϕ,pi ), the performance feature ϕ is the parallel execution time
of an application Tpar and pi , the perturbation parameter, is failures, or the number of
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failures [SBC10]. Resilience is calculated as
ρres (ϕ,pi ) = rDLS/rminDLS (3.1)
, where the robustness radius
rDLS = T
pi
par −T oriдpar (3.2)
and
rminDLS = MIN (rDLS ),∀DLS ∈ [STATIC, SS, FSC,mFSC, FAC, ...] (3.3)
for a certain perturbation parameter pi . T pipar is the parallel execution time under pertur-
bation pi and T oriдpar is the parallel execution time in the perturbation free execution.
Similarly, exibility, ρ f lex (ϕ,pi ), is calculated as
ρ f lex (ϕ,pi ) = rDLS/rminDLS (3.4)
where ϕ is the parallel execution time Tpar and pi is the perturbation parameter, i.e.,
system performance variability, such as PE perturbations, prolonged latency perturba-
tions, and reduced network bandwidth perturbations. Resilience and exibility have
been used in literature to analyze and evaluate the robustness of various nonadaptive
and adaptive DLS techniques on homogeneous and heterogeneous HPC systems [SCB10;
SSB+12; BBC14; SBS+13a; SBC15; BBC13].
3.3 Perturbations in HPC Systems
HPC systems are large and complex systems that are built with quality components.
However, due to the large number of components in these systems, failures are in-
evitable. Terascale systems with thousands of sockets experienced failures every 8 -
12 hours, corresponding to 125 - 83 million failures in time (FIT) [BBC+]. The most
signicant indicator of failure rate was socket count, and hardware was the most dom-
inant source of failures. The sheer number of DRAM chips in BlueGene systems was
the most signicant contributing factor to failures [BBC+]. The mean time between
failures (MTTF) for BlueGene was found to be 7.9 days [BBC+]. Also, for ASC Q sys-
tem at Los Alamos National Laboratory had on average 26.1 processors failures per
week [MHH+05].
At the Petascale, studying 160, 000 entries of failures recorded for Titan system
at Oak Ridge Leadership Computing Facility (OLCF), which has a peak performance
of 27 PetaFLOP/s, revealed that its mean time between failures (MTBF) is 22.78
hours [MNJ+15; Max08]. In Blue Waters system, 52% of failures in 261 days were
hardware-related and needed small downtime. 99.3% of hardware failures are contained
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in a single blade, which is consistent with failures on Titan, i.e., failures have spatial lo-
cality. Extrapolating the current failure rates to Exascale systems would result in MTTF
of 24 minutes, and if the resiliency of the components is assumed to be improved by a
factor of 10, this will result in a failure every 4 hours [BBC+].
A single bit ip in memory can be detected with cyclic redundancy check (CRC)
and even mitigated with error correction code (ECC). Double bit ips, however, force an
instant reboot after detection since ECC cannot correct such faults. Double-bit errors
were observed once every 24 hours in Jaguar 360 TB memory [Rus16]. On a Cray XT5
system at Oak Ridge National Laboratory, double bit ips occur at a rate of one per day
for 75, 000 memory modules [Gei11; FME+12a]. Single bit ips in the processor core re-
main undetected as only caches feature ECC while register les or even arithmetic logic
units (ALUs) typically do not. Signicant SDC rates were also reported for BlueGene/L
unprotected L1 cache, which explains the ECC in L1 caches of BlueGene/P [BM09]. In a
recent study of memory errors in over two years of large scale Google clusters [SPW11],
it was found that 8% of memory modules per year are aected.
Network failures are also very critical to large scale HPC systems. Small appli-
cations with many-to-few communication pattern may result in network congestion
events [KGP+18]. Network errors on Titan were found to have a spacial correlation
and are unevenly distributed. The study of network failures and their recovery proce-
dures on Blue Waters system showed that failures during recovery caused 28 out of 101
system-wide outages [JFDM+17].
The study of failures of Jaguar and Titan systems between years 2008 and 2015
shows that le system errors are dominant and of equal importance to memory er-
rors [GPE+17]. Large scale le system is the foremost source of failures, and when le
system fails, checkpointing to le system is not very eective [MNJ+15].
3.4 Lessons Learned form the Analysis of System Logs
Failure rates of a system grow proportional to the number of processors sockets in a
system [SG07]. The study of failures in large scale systems revealed that there is a cor-
relation between the failure rate of a system and the type and intensity of the workload
execution on it [SG10]. Also, failures exhibit temporal correlation and are spatially cor-
related as well, especially for network root-caused failures. Failures are not uniformly
distributed across the system and are more likely to reoccur in the neighbor of previ-
ous failures [GPE+17; DGS+17; PLS+17]. Memory errors are found to be proportional
to utilization and exhibit spacial locality [SPW11; ESS13]. Temperature does not seem
to aect failures. Surprisingly, aging has a strong inuence on increasing error rates in
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memory modules.
Power outages and network failures have a powerful eect on subsequent failures;
30% − 50% of nodes experience at least one failure in the following week (temporal lo-
cality) [ESS13]. Moreover, temporal locality of dierent failure types are signicantly
dierent, but similar across systems [GPE+17]. Cosmic rays do not aect DRAM errors,
which might indicate the eciency of ECC. However, CPU errors are signicantly in-
uenced by cosmic rays [ESS13]. Interestingly, faults in SRAM (used for cache memory)
increase with altitude of the system, which conrms that memory is venerable to faults
due to high-energy particle strikes [SDB+15].
It was found that the time between failure at individual nodes, as well as at an en-
tire system, is t well by gamma or Weibull distributions with decreasing hazard rate
(Weibull shape parameter of 0.7−0.8) [SG10]. Both exponential distribution and Weibull
distributions with shape parameter 0.82 t the MTBF of Titan [MNJ+15]. Measurements
from dierent sensors can point to an impending failure [LGZ+10; GCS+12; FX07] as
well. Therefore, these failure distributions and sensor measurements could be used to
predict failures and proactively tolerate failures.
3.5 Impact of Nonfatal Perturbations on Scientific
Applications Performance
Fatal errors cause the application failure or restart from a checkpoint. Nonfatal errors
do not cause application or system failures. However, they perturb the applications’
performance. Corrected memory errors degraded the performance of SPEC CPU2006 by
2.5 times on average, due to the interference of hardware interrupts and error reporting
stack [GSG+16].
An approach to identify such perturbed executions was proposed where the appli-
cation performance is analyzed between collective MPI calls and the execution times of
such segments are classied to identify intrinsic and extrinsic application performance
variations [SMW18]. Therefore, the amount of system noise can be measured based on
the measured extrinsic performance variations in application segments.
The impact of nonfatal perturbations on applications performance was studied on
18, 688 nodes of Titan at OLCF for 13 months (Dec. 2015 - Feb. 2017) [AE18]. 68, 000
applications out of 2 million applications recorded reliability, availability and service-
ability (RAS) events during their execution. Applications performance was examined
during several executions where RAS events are recorded (a nonfatal perturbation oc-
curred) and not recorded (error-free execution). Performance results in Figure 3.1 show
that nonfatal perturbations severely impact applications’ performance.
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Fig. 4: Plots of selected application runtimes sampled with and without events, showing performance variation and distinct
runtimes when RAS events coincide with application runs as compared to the runs with no event. The side-by-side comparison
between runtimes shows the expected slowdown as a result of RAS events.
cases, as discussed later on. Based on this finding, we attempt
to address the following questions: 1) do different system
components impact application performance differently? 2) do
larger-scale applications see a greater impact on performance
as compared to medium- or small-scale applications? 3) do
high number of recorded events during an application run
cause a greater impact on application performance? 4) do
occurrence of events across multiple nodes in an application
(beyond a single node) cause a greater impact on applica-
tion performance? First, we compare performance difference
caused due to different system components.
A. Event type and Slowdown
Fig. 5 shows the box plots of slowdowns across different
application runs grouped together based on application name
and size and then distributed based on the type of RAS events
observed in each group. Results indicate that the slowdowns
across applications are significant irrespective of the event
type, i.e., majority of the slowdown values for different
applications lie somewhere between 1 and 10. These results
also indicate the performance variation (inconsistent impact
on performance) common in extreme-scale systems. Among
all classes, the highest variation in performance is due to
Lustre events. Additionally, MCEs, segmentation faults, and
OOM errors seem to result in a number of outlier cases with
performance impacts well over 100X in some cases. Due to
the inconsistency, speedups are also observed in some cases
(where slowdown is less than 1). One possible explanation of
speedups is the early termination of applications due to fatal
events. However, we are not able to verify this, as highlighted
earlier.
The differences in slowdowns due to different event types
and combination of distinct event categories are listed in
the results in Table II. It shows the median and average
values of the slowdowns across different application runs, and
also presents the proportion of cases in which a slowdown
is observed (see last column ‘% Applications’). Among all
event classes, highest slowdowns are due to MCEs (both
median and average values are high). On the other end of
the spectrum, the least impact on application performance is
due to interconnect events, which also has the least proportion
of runs with slowdowns among all the cases listed.
Overall, a difference in performance impact exists across
different system components, e.g., average slowdown due to
Lustre events is 9.08 compared to 22.14 for MCEs in the
processors. Another interesting observation is the general trend
of higher average and median slowdown values when events
from distinct categories occur together in the same application
run. For example, the median slowdown is as high as 3.04
(average slowdown is 28.06) when MCE, Lustre, and OOM
events occur together, as opposed to 1.43 when MCEs occur
alone. The proportion of runs with slowdowns are also higher
in these cases (over 85% cases). These results show that if an
application run coincides with RAS events from two or more
distinct system components, it is more likely to encounter a
higher slowdown.
An open research question after this analysis is: why don’t
the occurrence of RAS events always cause a slowdown?

Figure 3.1 Impact of nonfatal perturbations on applications’ performance on Titan.
Comparison bet een the application performance with and without the occur-
rence of RAS events. Nonfatal errors perturb applications performance and de-
grade their performance significantly [AE18].
The impact of these perturbations can also be more signicant with heavy work-
lo ds. For instance, the execution time variability of acceptance tests of he Sum-
mit system was found to be over the desired threshold when the system was fully
loaded [VLWB+19]. One core per socket was dedicated to system services to reduce
such variability in the execution time. Also, c ntention on le system due to check-
pointing could slow down applications performance up to ve times [SKN+19; KSN+14;
KNM+13].
3.6 Discussion
We show d the most common reported failures on large scale HPC ystem . In erest-
ingly, not only fatal system errors aect applications performance, but also nonfatal er-
rors that systems recover from during execution perturb applications and degrade their
performa . However prevalent, very lit le work con idered uncertain communication
time and no work considered perturbations in the interconnection bandwidth and la-
tency and their eect on applications’ performance. This denes the gap that will be
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addressed in the next chapters, in addition to fatal and nonfatal perturbations.

4
Performance Simulation
Due to the large number of DLS techniques and their various characteristics, identify-
ing the best choices among the available DLS techniques for a given application requires
intensive assessment and a large number of exploratory native experiments. This sig-
nicant amount of experiments may not always be feasible or practical due to their
associated time and costs. A theoretical model that can be used to predict the schedul-
ing technique that yields the best performance for a given problem and system has not
yet been identied [MEC+19]. Simulation mitigates such costs and, therefore, is more
appropriate to study the performance for optimization [STL+15]. Also, simulation en-
ables experiments on computing systems that do not exist (from the past and no longer
exist or an anticipated future system). Studying application performance via simulation
provides the control needed to understand the eect of each factor (e.g., network la-
tency, computing speed, and the number of tasks) that contributes to the performance
in isolation of other factors. Simulation allows the study of application performance
in controlled and reproducible environments [STL+15]. Realistic simulation predictions
lead to the improvement of applications’ performance in native executions.
4.1 SimGrid Simulation Toolkit
Our proposed realistic simulation approach is exemplied with the SimGrid [CGL+14]
toolkit, which is used throughout this doctoral thesis. However, the proposed realistic
simulation approach can be applied to simulate applications in other simulators that
provide functionality and architecture similar to the SimGrid.
SimGrid (hereafter, SG) is a scientic simulation framework for the study of the be-
havior of large-scale distributed computing systems, such as the Grid, the Cloud, and
peer-to-peer (P2P) systems. It provides application programming interfaces (APIs) to
simulate various distributed computing systems. Various studies have used SG to study
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the performance of applications with DLS techniques in dierent scenarios [BBC+17;
SBS+13b; SMS+14].
Figure 4.1 SimGrid architecture and components [CGL+14].
The architecture of SG is shown in Figure 4.1. The performance simulation is per-
formed by the event-based simulation engine SURF (gray area). It uses a fast and
straightforward CPU computation model, where a task execution time is calculated
as the amount of work in the task represented in the number of oating-point oper-
ations (FLOP) divided by the computing speed of the PE executing this task, represented
as FLOP/s. For the network model, SG uses a ow-level approach that approximates
the behavior of TCP networks, including bandwidth sharing and contention. SimGrid
network models have been veried to approximate the network behavior with good
accuracy [VL09]. These properties render it well suited for the study of large-scale,
computationally-intensive distributed scientic applications.
SURF interacts with both the computing system representation (light red area) and
the user interfaces (top area) to read in the computing system and application char-
acteristics, respectively. SG provides four dierent user APIs for dierent simulation
purposes.
1. MetaSimGrid (SG-MSG)
2. SimDag (SG-SD)
3. SG-SMPI
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4. SG-S4U
MetaSimGrid (SG-MSG) is for representing parallel applications, where an application
is represented as a set of parallel communicating processes. Processes represented by
SG-MSG can implement a master-worker execution model. Also, SG-MSG provides a
deployment le to map processes to PEs. Listing 4.1 shows a sample SG-MSG simulation
of 10 tasks executed by 4 workers. The master only distributes the work in this example.
SimDag (SG-SD) is for representing applications as tasks or task graphs using di-
rected acyclic graphs (DAGs). A task can be a computation task or a communication
task to represent computation and communication performed by an application, respec-
tively. SG-SD supports the creation of dependencies between tasks (computation or
communication) to represent edges in a DAG. For the mapping of tasks to PEs, SG-SD
provides a scheduling function to schedule a task on a PE. Scheduled tasks are executed
as soon as all their dependencies are satised. Listing 4.2 shows a sample SG-SD sim-
ulation that creates two computation tasks and one communication task and executes
these tasks on two PEs.
The SG-SMPI interface provides the functionality for the simulation of programs
written using the message passing interface (MPI) and targets developers interested in
the simulation and debugging of their parallel MPI codes. SG-SMPI maps every MPI rank
of an application onto a lightweight SG thread. Simulation threads are run sequentially
by the SG simulation engine, SURF. Each time a simulation thread makes an MPI call,
SG-SMPI calculates the time that was spent computing (isolated from the other threads)
since the previous MPI call. This time is scaled up or down depending on the speed of the
simulated machine relative to the simulation machine and is injected into the simulator.
The newly introduced SG-S4U interface (under development) currently supports
most of the functionality of the SG-MSG interface and also will incorporate the func-
tionality of the SG-SD interface over time.
SG uses an XML le of a special format, denoted as platform file to de-
scribe the computing system characteristics. A PE is represented by a host in the SG
platform file . A host contains a certain number of cores, and all cores use a xed
compute speed dened in FLOP/s. Hosts can be connected by various links to create the
required network topology. A network link is characterized by its bandwidth, latency,
direction, and sharing policy. If a link is shared, by specifying keyword “SHARED” in
the link sharing policy, then the link bandwidth will be divided among simultaneously
communicating hosts. If it is not shared, i.e., “FATPIPE” as the link sharing policy, then
SG will create automatically a separate link for every pair of communicating hosts.
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Listing 4.1: Sample SG-MSG simulation with 4 workers and 10 tasks
#include "simgrid/msg.h"
/*The master process */
static int master(int argc, char *argv[])
{
for (int i = 0; i < 10; i++) {
char mailbox[80];
char tname[80];
/*1000 FLOPS of computations and 0 bytes of communicaion*/
comp = 1000;comm = 0;
snprintf(mailbox,79, "worker-%ld", i % 4);
snprintf(tname,79, "Task_%d", i);
msg_task_t t = MSG_task_create(tname, comp, comm, NULL);
MSG_task_send(t, mailbox);
}
for (int i = 0; i < 4; i++) {
char mailbox[80];
snprintf(mailbox,79, "worker-%ld", i % 4);
msg_task_t finalize = MSG_task_create("finalize", 0, 0, 0);
MSG_task_send(finalize, mailbox);
}
return 0;
}
/* Worker processes */
static int worker(int argc, char *argv[])
{
char mailbox[80];
long id= xbt_str_parse_int(argv[1], "Invalid argument %s");
snprintf(mailbox,79, "worker-%ld", id);
/* Wait in an infinite loop for tasks sent by the master */
while (1) {
msg_task_t task = NULL;
int res = MSG_task_receive(&task, mailbox);
if (strcmp(MSG_task_get_name(task), "finalize") == 0) {
MSG_task_destroy(task);
break;
}
MSG_task_execute(task);
MSG_task_destroy(task);
}
return 0;
}
int main(int argc, char *argv[])
{
MSG_init(&argc, argv);
MSG_create_environment(argv[1]);
MSG_function_register("master", master);
MSG_function_register("worker", worker);
MSG_launch_application(argv[2]);
msg_error_t res = MSG_main();
return 0;
}
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Listing 4.2: Sample SG-SD code
#include "simgrid/simdag.h"
#include "xbt/log.h"
int main(int argc, char **argv)
{
SD_task_t task;
SD_init(&argc, argv);
SD_create_environment(argv[1]);
sg_host_t *hosts = sg_host_list();
/* creation of some typed tasks and their dependencies */
SD_task_t comp1 = SD_task_create_comp_seq("T1", NULL, 1e9);
SD_task_t comm1 = SD_task_create_comm_e2e("comm", NULL, 1e7);
SD_task_t comp2 = SD_task_create_comp_seq("T2.", NULL, 1e9);
SD_task_dependency_add(NULL, NULL, comp1, comm1);
SD_task_dependency_add(NULL, NULL, comm1, comp2);
SD_task_schedulel(comm1, 1, hosts[0]);
SD_task_schedulel(comp2, 1, hosts[1]);
xbt_dynar_t ctasks = xbt_dynar_new(sizeof(SD_task_t), NULL);
SD_simulate_with_update(-1.0, ctasks);
xbt_dynar_foreach(ctasks, ctr, task)
SD_task_destroy(task);
xbt_dynar_free_container(&ctasks);
xbt_free(hosts);
return 0;
}
Listing 4.3: Sample SG platform file
<?xml version=’1.0’?>
<!DOCTYPE platform SYSTEM
"http://simgrid.gforge.inria.fr/simgrid/simgrid.dtd">
<platform version="4.1">
<zone id="AS0" routing="Full">
<host id="nodeo01" core="10" speed="1Gf"/>
<host id="node02" core="16" speed="0.5Gf"/>
<link id="1" bandwidth="10kBps" latency="10ms"
sharing_policy="SHARED"/>
<route src="nodeo01" dst="node02" direction="NONE" >
<link_ctn id="1"/>
</route>
</zone>
</platform>

5
State of Practice
5.1 Load Balancing
There is no standard load balancing method across compute nodes at the time of writ-
ing for applications parallelized with message passing interface (MPI), the most com-
mon parallelization approach used in scientic applications. Most applications, paral-
lelized with MPI, use a static division of the work (by equally dividing the domain over
the processes). To nd a domain decomposition that balances the load, space-lling
curves and curve cutting heuristics are employed [LN18; HKR+12]. For load-balancing
these applications, the domain decomposition is adjusted at certain time intervals, to
re-balance the load as the application execution evolves. An overview of the most
common and successful domain decomposition methods for load balancing, such as
space-ling curves, recursive coordinate bisection [BB87], clustering, and hypergraph
methods is presented [DBK06]. However, these methods are not suitable to address load
imbalance caused by systemic characteristics, such as NUMA eects, system interfer-
ence, or perturbations.
Other widely used programming models, such as Charm++ [KK93], oers certain
load balancing heuristics across nodes and is used by scientic applications, such as Ja-
cobi3D, LeanMD, and ChanGa [Ni16; KAB+12; PBW+05; MWZ+15]. Charm++ uses C++
objects called chares that contain work and data. The domain is over-decomposed into
chares, where the number of chares is more than the number of PEs in the systems. These
objects are migrated between nodes to achieve a balanced execution. MPI applications
can also benet from Charm++ load balancing by compiling and running through adap-
tive MPI (AMPI) [HLK03]. However, applications using AMPI can not use global vari-
ables, which constrains the number of possible applications. Also, multithreaded MPI
applications need to be modied as chares are single-threaded entities [WLB+16]. Load
balancing methods that rely on predictable applications and computing systems hard-
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ware characteristics can not accommodate unpredictable system-induced load imbal-
ance sources, such as data access latencies and operating system interference [DBK06].
Therefore, dynamic load balancing via DLS is essential for improved applications’ per-
formance on future HPC systems.
For load balancing within a compute node (in shared memory systems), OpenMP
scheduling is the most widely-used method. OpenMP currently supports three schedul-
ing options, static, dynamic, and guided, which are equivalent to STATIC, SS, and GSS,
respectively (see Section 2.2). Additionally, certain OpenMP implementations, such as
LLVM1 [LA04] runtime library, supports TSS as a fourth option for scheduling. However,
as the number of PEs per node is increasing, with possible heterogeneity and irregular
performance [WLB+16], the limited options of scheduling oered by OpenMP may not
be suitable to achieve load balance on future HPC systems.
5.1.1 Related Work on Two-level Scheduling
Hierarchical domain decomposition with space-lling curves was used to balance the ex-
ecution of an atmospheric cloud model [LN18]. An exact algorithm was used to cut the
space-lling curve, and the cut parts were assigned to PEs using a heuristic. The work di-
vision and assignment were performed in two stages to simplify the scheduling problem.
However, only scheduling at the process level was considered. Adapting the binding of
threads to cores in MPI+OpenMP applications during execution using Quo [Gut18] was
introduced. It addresses the fork/join nature of OpenMP threads during a lifetime of an
application. Quo assigns more cores to overloaded PEs within an application, preserving
data locality. However, an overloaded thread or process may still cause load imbalance
at the thread or the process level. ChaNGa [MWZ+15] employs over-decomposition and
migration of chares for dynamic load balancing. Its runtime collects load information,
and chares are migrated between nodes to achieve load balance [MJZ+12]. In addition to
the task migration to balance the load across nodes, OpenMP tasks were used to balance
the load within nodes [BMW+18]. OpenMP tasks are created to help overloaded chares
in applications, such as Lassen, Kripke, and ChaNGa. Self-scheduling for MPI+OpenMP
applications using hierarchical loop scheduling [WYL+12] (HLS) was introduced. In
HLS, a master-worker was employed. Upon work request, the master assigns a number
of chunks equal to the number of OpenMP worker threads in the node that initiated the
request. However, this is dierent from two-level load balancing, where worker MPI
ranks are assigned a single chunk of work per request by the master, which is further
distributed among the threads within this rank.
1 https://llvm.org/
State of Practice 43
Load balancing solutions based on domain decomposition can not adapt to accom-
modate unpredictable system variations. Language-specic solutions, such as Charm++,
can not easily be ported to other programming languages and models. In the next chap-
ters, we investigate the two-level dynamic load balancing via self-scheduling. We ana-
lyze the interplay between load balancing at the thread level and process level and in-
vestigate the impact of dynamic load balancing using both dynamic nonadaptive and
adaptive self-scheduling techniques.
5.2 Fault Tolerance
Several methods are developed and are used to achieve robust application execution in
the presence of fatal system failures and SDCs. We present here an overview of the most
successful methods with a focus on the robust scheduling (our main interest), namely as
algorithm-based fault tolerance (ABFT), checkpointing, replication, and robust scheduling.
5.2.1 Algorithm-based Fault Tolerance
ABFT is a successful and widely used mechanism for fault tolerance. It was initially
proposed for linear algebra kernels due to its low overhead. ABFT exploits algorithmic
features within a mathematical kernel in the application to encode redundant compu-
tations that are invariant checksums [CC19]. These checksums can be used to detect
and correct an error. Examples of problems where ABFT is applicable are matrix multi-
plication [HA84], dense matrix factorization [DBB+12], sparse matrix conjugate gradi-
ent [SSR12], iterative matrix-vector operations [TSK+16], multigrid algorithm iterative
solution of Poisson equations [MB03], and stencil computations [CC19]. ABFT has also
been used in highly parallel distributed matrix-matrix multiplication [BDD+09] and HPL
benchmark [WYC+11]. ABFT is also used in conjunction with checkpointing to improve
applications’ robustness to failures [Che13]. However, ABFT is only applicable for cer-
tain types of applications and is more a problem specic fault tolerance solution rather
than a generic solution that is applicable for scientic applications in general.
5.2.2 Checkpointing
Checkpointing is the de facto method for the rollback recovery from fatal perturba-
tions [CL85; EAW+02]. Checkpointing is the saving of a snapshot of the application
state into storage. In case of the occurrence of a failure, the application state is re-
covered/reconstructed from the most recent saved checkpoint. The optimal check-
pointing frequency is identied and can be calculated based on failure rates [Dal06;
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You74]. Several varieties of checkpointing were investigated on the level of check-
point, such as operating system level [HD06], compiler level [KBP95; LF95; PBK95],
and user-level API [BGTK+11; HSM+07]. Checkpoints can be stored to disks, solid-state
drives (SSD), memory, and non-volatile memory (NVM). Checkpoints of parallel dis-
tributed applications can be coordinated or uncoordinated [DHR15]. Disk checkpoints
has been used to tolerate fail-stop errors, where in-memory checkpoints are used to han-
dle SDCs [BCR+16]. Dynamic node replacement could help with the increasing failure
rates of large scale HPC systems [PNW18]. However, when the le system fails, check-
pointing to le system is not very eective [MNJ+15]. Checkpoints can be performed
on a single level of software (thread, process, application, system) or in a hierarchical
approach on more than one level. The cost of single-level checkpoints grows with error
probability and can be prohibitive for Exascale systems [BBB+14; FSLI+11; PLP98].
5.2.3 Replication
Replication methods are robust against fail-stop failures and SDCs [LV62]. Replication
is understood as the re-execution of some or all the processes or computations of an
application. Replicated process or computations can be executed in parallel with the
original copy, by using more hardware resources (system redundancy) or executed after
the original copy on the same resources allocated to the original copy (time redundancy).
Redundancy at the MPI level with RedMPI was able to detect faults in the system that
was not reported by normal MPI [FME+12a].
The main drawback of redundancy is eciency. However, redundancy may in-
crease the overall eciency when failure rates are suciently high [Ni16]. Par-
tial replication of selected most vulnerable processes and data was introduced to
detect and correct SDCs and reduce the overhead by 70% than that of duplication
(re-execution of all processes twice) [BBGD+17]. Dynamic Double Modular Redun-
dancy (DDMR) is where component failures are recovered by either using a spare com-
ponent in the case of a hard error or rebooting the failed one in the case of a soft er-
ror [EOS09]. This technique lowers the MTTR of components signicantly by a factor
of 1, 000− 10, 000 [EOS09]. Simulations showed that replication outperforms traditional
checkpointing/recovery methods on systems with more than 20, 000 sockets [FSLI+11].
5.2.4 Robust Scheduling
The exibility of nonadaptive DLS techniques on distributed heterogeneous HPC sys-
tems was studied [GGA+17]. Machine learning was used to analyze and create a port-
folio of DLS techniques exibility, and the most robust DLS technique was intelligently
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selected to improve applications performance [SMS+14]. However, none of the work
above considered sources of perturbations other than the variability of PEs’ availabilities,
such as unpredictable network latency or bandwidth. RUMR [YC03] was introduced as a
robust scheduling method against unpredictable task execution time and unpredictable
communication time. Multi-objective evolutionary algorithm and a robust version of
HEFT [THW02] were introduced for the robust scheduling of tasks with uncertain com-
putation and communication time [CJ10]. However, static scheduling methods such
as robust HEFT or evolutionary algorithm optimization can not adapt to unpredictable
perturbations and failures that might occur during execution. Dynamic selection of the
most robust DLS technique using reinforced learning was introduced [BBC+17]. The
robustness of DLS techniques is learned during previous time-steps in time-stepping
scientic applications, and the most robust DLS technique is selected. DLS selection
methods above are reactive rather than proactive and depend on detecting perturbations
during execution based on the measured performance. Also, non-preemptive execution
of scheduled tasks result in poor performance in specic instants due to frequent change
of the selected DLS.
A fault-tolerant approach for DLS was introduced and studied using simula-
tion [SBC15], where failed tasks were rescheduled dynamically to working PEs. Dif-
ferent numbers of failed PEs were simulated that represent 12.5%, 25%, and 50% of the
total PEs in the system, and the resilience of dierent DLS techniques were measured
based on the number of tasks that needed to be rescheduled in each case. The above work
introduced fault tolerance to the DLS techniques. However, it is a reactive approach and
depends on detecting a PE failure and then reacting by rescheduling the failed tasks on
working PEs. Moreover, the failure detection method was not explicitly clear in that
work, as it was only studied in a simulation.
Fault tolerant self-scheduling [WNC+12] (FTSS) was introduced for shared mem-
ory systems. FTSS incorporates work-stealing with self-scheduling for fault tolerance.
An idle thread will steal work from other loaded/failed thread after all loop iterations
are already scheduled. However, work-stealing and victim selection depend on failure
detection in FTSS, which was not discussed in this related work.
Fault-tolerant work-stealing [WJS+13] (FTWS) was presented for distributed mem-
ory systems. Tasks are duplicated and executed on two dierent PEs to detect transient
and permanent PE failures. Failed tasks are pushed to the faulty task queue, where
PEs executes their tasks as soon as they nish their original work queue. An approach
was proposed for enhancing the exibility of scheduling of a bag of tasks on computing
grids [DSCB03]. Only perturbations in the computing resources and variations in task
sizes were considered, and the proposed method was evaluated in simulation. Similarly,
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restarting-failed-tasks-based robust scheduling approaches can also be congured for
Apache Spark and Hadoop YARN [VMD+13].
5.3 Simulation
A combination of simulation and trace replay was used to guide the choice of the
scheduling technique and the granularity of problem decomposition for a geophysics
application to tune its performance [KTMSL+17]. SG-SMPI was used to generate a
time-independent trace (TiT) of the application with the nest problem decomposition.
After that, this trace was modied to represent dierent granularities of problem de-
composition. Traces that represent dierent decompositions were replayed with dif-
ferent scheduling techniques to identify the decomposition granularity and scheduling
technique combination that would result in improved application performance. The
scheduling techniques were extracted from the Charm++ [KK93] runtime to be used in
the simulation. However, the process of trace modication to represent dierent decom-
positions is complex, limits the number of explored decompositions, and may result in
inaccurate simulation results.
The compiler-assisted native application source code transformation to a code skele-
ton suitable for structural simulation toolkit [RBB+12] (SST) was introduced [WKK+18].
Specic pragmas are inserted in the source code to simulate computations as certain de-
lays, eliminate large unnecessary memory allocations in simulation, and handle global
variables correctly. This approach was focused on the simulation for the study of com-
munications and networks in large computing systems. Therefore, the variability of task
execution times was not considered explicitly.
StarPU [ATN+11] was ported to SG-MSG for the study of the scheduling of task
graphs on heterogeneous CPU/GPU systems. Tasks execution times were estimated
based on the average execution time benchmarked by StarPU. Both average task exe-
cution time and the generation of pseudo-random numbers with the same average as
task execution time were explored. However, depending on time measurements, may
not be adequate for ne-grained tasks. Also, porting the StarPU runtime to a simulator
interface could be challenging and requires much eort.
Also, SG-SMPI was used to simulate and predict the performance of the high perfor-
mance linpack (HPL)2 benchmark on large scale HPC systems [CLH19]. Performance
models of computational kernels inside the HPL, such as the dgemm and dtrsm, are
used to skip the real computation in SG-SMPI and speed up the simulation.
2 https://www.netlib.org/benchmark/hpl/index.html
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The Monte-Carlo method [MU49] was used to improve the simulation of workloads
in cloud computing [BGG18]. Variability in cloud computing systems was quantied
and added to task execution times as a probability, to capture the variable application
execution times in simulations. The simulation was repeated 500 times, each with dif-
ferent seeds to obtain a similar eect of the dynamic native execution on the clouds.
However, variable application execution time has two components: (1) variability in
a task execution time due to application characteristics or system characteristics such
as non-uniform memory access; (2) the variability that stems from the computing sys-
tem resources being perturbed by operating system interference, other applications that
share resources, or transient malfunctions. Considering both application performance
variability components is essential to obtain realistic simulation results.

Part II
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6
Simulation of Applications
Performance on High Performance
Computing Systems
Simulation is considered the third pillar of science after theory and experimentation. It
mitigates substantial costs of exploratory experiments and is more appropriate to study
applications’ performance for optimization [STL+15]. Simulation enables experimenta-
tion on computing systems that do not exist (from the past and no longer exist or an
anticipated future system). Also, it allows the study of application performance in con-
trolled and reproducible environments [STL+15]. Realistic predictions based on accurate
simulations drive the optimization of native application performance and help pinpoint
signicant performance issues.
In this chapter, we propose a realistic simulation method for the fast and accurate
performance simulation of scientic applications on HPC systems (see the part in color
in Figure 6.1). We introduce a generic and systematic method for realistic performance
simulations. Realistic simulation results lead to a similar analysis and conclusions to the
analysis of the native results. Various factors that aect applications’ performance on
HPC systems are discussed. A set of guidelines and methods to represent applications
and computing characteristics is introduced and discussed. We propose and present
two simulation approaches, SG-SD and SMPI+MSG, for the simulation of task-based
parallel applications and MPI-based parallel applications, respectively. The proposed
simulation approaches presented below are used in the next chapters in predicting the
performance of scientic applications on past and present computing systems under
various execution scenarios.
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Figure 6.1 Illustration of the focus in this chapter (in colors) as part of the overall ap-
proach (in grayscale). We present methods to capture and describe applications,
DLS, and HPC systems characteristics for the realistic simulation of application
performance with DLS.
6.1 A Method for Realistic Simulations
A realistic performance simulation denotes that conclusions drawn from simulative per-
formance results are similar to those drawn from native performance results. The close
agreement between both conclusions does not necessitate the close agreement between
native and simulative application execution times. For the study of dynamic load balanc-
ing and task self-scheduling, the performance of dierent scheduling techniques relative
to others should be preserved between native and simulative experiments. This would
suce to conclude the similar performance characteristics of DLS techniques between
native and simulative experiments.
Realistic simulation is challenging due to the dynamic interactions between the three
main components that aect the performance;
1. Application characteristics
2. Dynamic load balancing
3. Computing system.
Figure 6.2 shows these three main performance components and introduces the re-
alistic simulation approach. Each component should be separately represented and ver-
ied to achieve realistic simulations. The details of representing the application and
computing system characteristics are provided next. The implementation of DLS tech-
niques is described in depth in Chapter 9.
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Figure 6.2 Illustration of the proposed realistic simulation method. Scientific applica-
tion and computing system characteristics are abstracted for use in simulation.
Minimizing the changes needed to simulate an application promotes usability and
simulation accuracy. A single scheduling library is used, which is called both by
the native and simulative executions.
6.2 Representing Applications Characteristics
Two important aspects need to be specied to enable representation via abstraction of
an application:
1. The main application ow, i.e., initializations, branches, and communications be-
tween its parallel processes or threads
2. The computational eort associated with each task
For simple applications with one or two large loops or parallel blocks of tasks that dom-
inate its performance, inspecting the application code may be sucient to understand
the program ow. If this is insucient, tracing the application execution could reveal
the main computation and communication blocks in the application. In particular, the
SG-SMPI simulation produces a special type of text-based execution trace called time
independent trace (TiT) [DMS12]. The TiT contains a trace of the application execu-
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tion as a series of computation and communication events, with their corresponding
amounts specied in terms of oating-point operations (FLOP) and bytes, respectively.
The SG-SMPI measures the execution time of the computation tasks and multiplies this
time by the platform computation speed to estimate the FLOP count per task. Therefore,
the TiT can be used to understand the application ow and to represent the application
in simulation. Figure 6.3 shows a sample annotated TiT to describe the dierent elds
included in a TiT produced by SG-SMPI.
A Workflow for Representing the Execution of Parallel Applications in SimGrid-SimDag SC’17, November 12-17, Denver, CO, USA
node number, the number after compute denotes the number of
FLOPs in this function, the number after recv denotes the source
node
Listing 1: Sample of the time independent trace of PSIA ex-
ecution
4 compute 2 1 0 3 8 1 . 9 0 0 0 0 0
4 compute 3 5 3 4 7 0 . 7 0 0 0 0 0
4 r e cv 0 1 1
4 compute 1 2 4 5 2 3 9 0 9 . 1 0 0 0 0 0
4 r e cv 0 826266 0
4 r e cv 0 826266 0
Listing 2: Sample of the time independent trace of PSIA ex-
ecution
4 i n i t
4 compute 2 1 0 3 8 1 . 9 0 0 0 0 0
4 compute 3 5 3 4 7 0 . 7 0 0 0 0 0
4 r e cv 0 1 1
4 compute 1 2 4 5 2 3 9 0 9 . 1 0 0 0 0 0
4 r e cv 0 826266 0
4 r e cv 0 826266 0
4 r e cv 0 826266 0
4 r e cv 0 2478798 0
4 r e cv 0 2478798 0
4 r e cv 0 2478798 0
4 compute 4 0 5 7 1 5 7 3 . 0 0 0 0 0 0
4 send 0 1 1
4 r e cv 0 1 1
4 r e cv 0 2 1
4 compute 1 4 8 5 6 0 8 4 3 9 8 1 3 . 0 0 0 0 0 0
4 send 0 1 1
4 r e cv 0 1 1
4 send 0 1 0
4 send 0 200000 0
4 compute 3 9 3 4 7 4 2 8 . 4 0 0 0 0 0
4 f i n a l i z e
Node	ID Amount	of	computation	 (FLOP)
Source	node	 ID Number	of	communicated	elements
Data	type:	0	double
1	int
Computation	event
Communication	event
Figure 6.3 A sample TiT produced by the SG-SMPI and explanation of its dierent
fields [MEC17a].
Time measurement of task execution times or the FLOP counts can be used to obtain
the amount of work per task. The measurement of short task execution times can be
a source of measurement inaccuracies as such measurements are aected by the mea-
surement overhead, known as the probing eect. Also, the execution time per task may
not be constant between dierent executions of the same application. Depending on
task granularities, the information in the TiT may result in inaccuracies, as SG-SMPI
depend on time measurements to estimate the FLOP count per task in the TiT. Instead
of time measurements, the FLOP count per task can be measured using hardware coun-
ters, such as those exposed via the use of PAPI [BDG+00]. The FLOP count obtained
with PAPI is used to represent the amount of work in each task in the simulation. The
FLOP count per task is found to be a more accurate measurement to represent computa-
tional eort per task than time measurements and constant across dierent application
executions [MEC+18a].
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However, feeding the simulator the exact FLOP count per task might result in mis-
representing the dynamic behavior of native executions where task execution times vary
among the dierent execution instances. A probability distribution is tted to the mea-
sured tasks FLOP counts to address this misrepresentation. The simulator then draws
samples from this distribution to represent the task FLOP counts during the simulation,
as shown in the upper part of Figure 6.2.
Two dierent simulation approaches that exploit dierent SG interfaces for dierent
purposes are presented herein and used in this work. The details of each approach are
described next.
6.2.1 SimDag Simulation Approach
In SG-SD, the applications are represented as DAGs of tasks. Dependencies can be added
between tasks to represent execution precedence. Tasks can be computation tasks or
communication tasks. SG-SD is a general simulation interface that can be used to sim-
ulate parallel applications with multiple threads or multiple processes or both. It is not
restricted to a particular programming language or model as long as an application is
representable as a DAG of (dependent or independent) tasks. Each loop iteration is rep-
resented as a computation task [MEC18]. The amount of work in a computational task
is equal to the FLOP counted by PAPI for the corresponding loop iteration. The FLOP
count per iteration is read from a le to create computational tasks in the simulation
that represent loop iterations. Alternatively, the FLOP count can be drawn from a dis-
tribution that represents the distribution of the FLOP count of the application tasks.
Algorithm 6.1 shows how to create a SG-SD simulation and the main ow of execution
to simulate the execution of an application with self-scheduling.
Whenever a PE is available, the scheduler calculates a chunk size and allocates it to
this PE. A computation task and a communication task are created at each scheduling
step to represent the scheduling overhead in calculating a chunk size and the commu-
nication with the requesting PE, respectively. The amount of work contained in the
tasks denoting the computation scheduling overhead is acquired with PAPI to count the
FLOP in the functions that calculate and assign chunks of work in the native code. The
amount of communication in the tasks denoting the scheduling overhead is equal to
eight bytes, which represents the communication of two integers (chunk size and the
start index) typically required for nonadaptive DLS techniques. For adaptive DLS tech-
niques, performance data are sent by the worker to the master per work request and
a communication task with the corresponding amount of bytes is created in SG-SD to
represent this communication.
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Algorithm 6.1 SG-SD simulation
#include <simdag.h>
#include “DLS_scheduling.h”
/* Read input */
1 read_input(num_tasks, FLOP_le, platform_le, DLS_t, max_sim_t)
/* Create tasks that represent loop iterations */
2 Task_array = create_tasks(num_tasks, FLOP_le)
3 scheduled_tasks = 0
4 while (executed_tasks < num_tasks) && (get_sim_time() < max_sim_t) do
5 idle_processes = get_idle_processes()
6 for each idle_process in idle_processes) do
/* Read and update finsihed tasks */
7 executed_tasks += get_nished_tasks(idle_process)
/* Send work request to master */
8 send_work_request(idle_process, master)
9 chunk = calculate_chunk(Task_array, num_tasks, scheduled_tasks, DLS_t)
/* Assign work to worker */
10 send_work(master, idle_process)
11 scheduled_tasks += chunk
/* Resume simulation untill a task is finished, i.e.,
a process is idle */
12 simulate_execution(platform_le)
13 print("simulated time: " + get_sim_time())
14 print("nished tasks: " + executed_tasks)
6.2.2 SMPI+MSG Simulation Approach
Two interfaces of the SG toolkit are leveraged to simulate realistically the application
performance with minimal eort [MEC+19]. This simulation approach is suitable for
multiprocess parallel applications that use the message passing interface (MPI). Appli-
cation processes need to be single-threaded. Algorithm 6.2 shows the changes needed
in the native application code to transform it into the simulative application code using
SMPI+MSG using the methodology illustrated in Figure 6.2. A single dynamic load bal-
ancing library, DLS4LB (described in Chapter 9), is used in both native and simulative
codes. Lines in mint font color in Algorithm 6.2 show additions to simulate the applica-
tion, lines in gray font color show the lines that need to be uncommented to revert to
the native application code, and black lines denote unchanged code.
After the described code transformations in Algorithm 6.2, the code is compiled with
the SG-SMPI compiler wrapper (smpicc or smpif90). The SG-SMPI interface is used to
execute the native application code by using smpirun instead of mpirun. The computa-
tional tasks in the application are replaced with SG-MSG tasks to speed up the SG-SMPI
simulation. The amount of work per SG-MSG task is either read from a le or drawn
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Algorithm 6.2 Native code transformation into SMPI+MSG simulative code
#include <mpi.h>
#include “DLS4LB.h”
#include “msg.h” /* simulative only*/
MPI_Init(&argc, &argv);
MPI_Comm_size(MPI_COMM_WORLD, &P );
MPI_Comm_rank(MPI_COMM_WORLD, &myid);
/* Initialization */
. . .
/* results_data = malloc(N ); native only*/
tasks = create_MSG_tasks(N ); /* simulative only */
DLS_setup(MPI_COMM_WORLD, DLS_info);
DLS_startLoop (DLS_info, N , DLS_method);
t1 = MPI_Wtime();
while Not DLS_terminated do
DLS_startChunk(DLS_info, start, size);
/* Main application loop */
/* Compute_tasks(start, size, data); native only */
Execute_MSG_tasks(start, size); /* simulative only */
DLS_endChunk(DLS_info);
DLS_endLoop(DLS_info);
t2 = MPI_Wtime();
print("Parallel execution time: %lf \n", t2 - t1);
/* Output or save results removed from simulation- native only */
. . .
MPI_Finalize();
from a probability distribution. Memory allocations of results and data in the native
code are removed or commented in the simulation as they are not needed. This allows
reducing the memory footprint of the simulation and the simulation of a large num-
ber of ranks on a single compute node. No modications are needed for the DLS4LB
in this approach. The scheduling overhead of dierent techniques is accounted for by
the SG-SMPI, whereas the tasks execution time is accounted for in simulation by the
SG-MSG. The proposed approach enables a fast and accurate simulation of the appli-
cation with minimal modications to the native application source code. Hundreds to
thousands of MPI ranks can be simulated using a single core on a single compute node.
58 Simulation of Applications Performance on High Performance Computing Systems
6.3 Representing Native Computing System
Characteristics
Representing HPC systems in simulation involves representing dierent system com-
ponents that contribute to applications’ performance in simulation. The application
and computing system representation cannot be seen as completely decoupled activ-
ities, i.e., representing a computing system should take into account the application
characteristics as current simulators can not simulate all the complex characteristics
of HPC systems precisely to create a general, application-independent system represen-
tation [MEC+18a]. For the simulation of the performance of computationally-intensive
applications with dierent DLS, two main components of systems need to be repre-
sented:
1. The PEs, their number, and their computational speed;
2. The interconnection network between the PEs, the network bandwidth, the net-
work latency, and its topology.
6.3.1 Processing Elements Representation
The PEs representation in simulation needs to reect their native conguration in terms
of the number of compute nodes and the number of PEs per node. Each core is repre-
sented as an SG host in the platform file to have full control over the behavior
of every single core in the simulated system and how cores communicate. A host in
SG platform file can be turned on or o to represent failures, and its availabil-
ity can be changed between 0% to 100%. Therefore, perturbations in native execution
(including failures) can be simulated at the core level by manipulating the availability
or the state of the corresponding SG host. Hosts that represent the cores of the same
node are connected with links (loopback links) with high bandwidth and low latency to
represent the communication of cores of the same node through the memory. Similar to
hosts, bandwidth and latency of links in SG can also be changed during simulation via
changing their availability and state to represent irregular memory access times due to
perturbations. To represent the fact that possible delays may occur if multiple cores are
trying to access the memory at the same time, the sharing property of loopback links are
set to SHARED (see Section 4.1)to represent possible memory contentions.
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6.3.1.1 Processing elements speed calibration
As a rst step, nominal values for the PE computing speeds and the memory bandwidth
and latency are added in the simulated HPC representation to obtain an initial represen-
tation. The second step is to ne-tune this initial representation to reect the “real” HPC
performance in executing a specic application. To this end, core speeds are estimated
to obtain more accurate simulation results since applications do not execute at the the-
oretical peak performance. The core speed is calculated by measuring a loop execution
time in a sequential run to avoid any parallelization or communication overhead. The
sum of the total number of FLOP in all iterations in the loop is divided by the measured
loop execution time to estimate the core processing speed. This core speed is used in
the simulated HPC representation to reect the native core speed in processing the ap-
plication tasks [MEC+18a]. The estimation of PE core speed is performed per PE type
in heterogeneous HPC systems, to estimate the speed of each dierent CPU type in the
system.
A memory benchmark, such as Stream benchmark [McC95], can be used to estimate
the memory bandwidth and latency. These values are inserted in the loop-back links
bandwidth and latency.
6.3.2 Network Representation
Another set of links is used to connect the hosts to represent the network topology of
an HPC system. The properties of these links (bandwidth and latency) represent the
properties of the interconnect fabrics of the simulated HPC system, such as InniBand
or Omni-Path fabrics. To reect the fact that network communications are nonblocking
in a native HPC system, the FATPIPE is used to congure SG that the communica-
tions on these links are nonblocking and is not shared, i.e., each host has all network
bandwidth and the shortest latency available at all times even in the case of all hosts are
communicating at the same time.
6.3.2.1 Network calibration
Similarly, a simple network benchmarking, such as a ping-pong test could be used to
estimate the real network links communication bandwidth and latency, and then insert
these values in the simulation. SG also provides a tool for the ne-tuning of the net-
work properties in a platform file. The SG-based calibration procedure [Sim14]
can be used to calibrate the representations of network in platform files. For ex-
ample, the SG-based calibration procedure generates certain calibration parameters to
adjust the network bandwidth and latency according to dierent message sizes as shown
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in Figure 6.4. This accounts for the use of dierent algorithms by the MPI to send small
and large messages.
<?xml version='1.0'?>
<!DOCTYPE platform SYSTEM "http://simgrid.gforge.inria.fr/simgrid/
simgrid.dtd">
<platform version="4">
    <config id="General">
        <prop id="smpi/async_small_thres" value="2097152"/>
        <prop id="smpi/send_is_detached_thres" value="2097152"/>
        <prop id="smpi/wtime" value="1.802287e-07"/>
        <prop id="smpi/iprobe" value="1.27521008403361e-07"/>
        <prop id="smpi/test" value="3.84732558139535e-07"/>
        <prop id="smpi/os" 
value="0:2.15134669223142e-07:9.28201326381624e-11;4120:1.0051559323
4145e-07:1.08313533101169e-10;17408:0:0"/>
        <prop id="smpi/ois" 
value="0:6.06719663744685e-07:8.86490534065006e-11;4120:8.3089380469
2605e-07:6.37152839716813e-11;17408:0:0"/>
        <prop id="smpi/or" 
value="0:6.00566199087115e-07:1.52005497780677e-10;4120:7.2121713998
2356e-07:1.18744900870847e-10;17408:0:0"/>
        <prop id="smpi/bw_factor" 
value="0:0.0578357621358172;4120:0.109844041802978;17408:0.147468996
85813"/>
        <prop id="smpi/lat_factor" 
value="0:1.86552641485221;4120:6.36118640922012;17408:12.72043871415
67"/>
    </config>
    <AS id="AS" routing="Full">
        <cluster id="miniHPC" prefix="cl-node" suffix="" 
radical="0-23" core="20" speed="38.3Gf"  bw="100Gbps" lat="100ns"
        topology="FAT_TREE" topo_parameters="2;12,2;1,2;2,12"/>
    </AS>
</platform>
Number	of	cores	per	node
Network	latency	calibration
Network	bandwidth
Network	latency
Network	bandwidth	 calibration
Core	speed
Network	topology
Node	iDs
Figure 6.4 A sample calibrated SG platform file. The file is annotated to show
the added calibration parameters by the produced SG calibration procedure.
6.3.3 System Variability
Quantifying system variability is challenging due to the variety of factors that cause
the variability, e.g., system failures, operating system kernel interrupts, memory, and
network contentions [SK05]. An approach for quantifying the variability in the sys-
tem from application performance was proposed [SMW18]. The application is divided
into computation segments, where the performance is analyzed between communica-
tion calls. The execution times of such segments are classied to identify intrinsic and
extrinsic application performance variations. Therefore, the amount of system noise
can be measured based on the measured extrinsic performance variations in application
segments.
Alternatively, the eect of the system variability on application performance can be
examined by exploiting a backlog of application execution times [BGG18]. Two factors,
maximum perturbation level PLmax and minimum perturbation level PLmin, are used to
determine the upper and the lower bounds of a uniform distributionU used to estimate
the perturbation level PL induced by the system. These factors are calculated as in Equa-
tions 6.1 and 6.2, where Ei denotes the application execution time at the ith execution
instance and E′ is the average application execution time of n execution instances.
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PLmax = max
i
*.,
|Ei − E′|
E′
+/- (6.1)
PLmin = min
i
*.,
|Ei − E′|
E′
+/- (6.2)
The estimated PL is calculated as in Equation 6.3 and can be used to perturb PE
availabilities during simulation, i.e., the performance variability observed during a na-
tive execution of a parallel application is injected in the simulation [MEC+19].
PL = U [PLmin, PLmax ] (6.3)
6.3.4 Verification of the Computing System Representation
The representation of the computing system can be veried in a separation of the ap-
plication representation by using the SG-SMPI interface. The SG-SMPI interface simu-
lates the execution of native MPI codes on a simulated computing platform file.
Both the native and simulative executions using SG-SMPI share the application’s native
code. The dierence between the native execution and the simulative SG-SMPI-based
execution is the computing system representation component. The representation of
the computing system can be veried by comparing the native and SG-SMPI simulative
performance results (see Figure 6.5).
6.4 Visualizing Simulative Executions
Visualizing execution traces plays a crucial role in performance analysis. Therefore,
simulative execution trace visualization is as important as native execution trace vi-
sualization. To provide similar native and simulative traces visualizations, SG can be
congured to print out the start and nish times of each task, and on which host (PE)
a task was executed in the form of text-based execution trace. A tool [Yes16] was cre-
ated to convert the collected text-based traces to binary traces in the open trace format
(OTF2) [EWG+11]. Using OTF2 traces with the Vampir [KBD+08] trace visualizer, we
are able to visualize simulative execution traces similar to native execution traces.
The comparison of native and simulative execution traces can be used to verify that
simulators not only produce execution times similar to native execution but also repro-
duce the same load imbalance in the native execution. This is crucial for the study of
scheduling and load balancing using realistic simulations. For example, this tool was
used to generate a simulative execution trace of Adjoint convolution with decreasing
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Figure 6.5 Computing system representation verification using SG-SMPI. SG-SMPI
leveraged as a midpoint between fully simulative execution (Figure 6.2)) and the
native execution to verify one component of the simulation, i.e., computing system
representation [MEC17a].
task sizes (AD-d) (see Section 7.2) with 16 threads on miniHPC (see Section 8.2) and is
compared with the native execution trace in Figure 6.6. The native trace is generated by
instrumenting the code for tracing with Score-P [KRM+12] and tracing the application
execution. The output trace is then visualized using Vampir. The comparison shows that
the simulator successfully reproduces, both, the load imbalance in the native execution
as well as the native execution time.
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Figure 6.6 Comparison of native and simulative execution traces. Traces obtained from
execution (top) (with execution time of 0.082 s) and its corresponding simulation
(boom) (with simulated execution time of 0.079 s) of the GSS - AD-d using 16
worker threads. The comparison shows that the simulator accurately reproduces
the load imbalance of the native execution [MEC17b].

7
Verification of Selected Dynamic
Loop Scheduling via Reproduction of
Experiments in Simulation
A number of DLS techniques have been proposed between the late 1980s and early
2000s and eciently used in scientic applications [BV02; BFH95; BWA16; CB07;
EMC17a] (see Figure 1.7). In most cases, the computing systems on which they have
been tested and validated are no longer available. Therefore, it is essential to ensure
that the DLS techniques employed in scientic applications today adhere to their origi-
nal design goals and specications. Verication ensures the minimization of the sources
of uncertainty in the implementation of DLS techniques to avoid unnecessary inuences
on the performance of scientic applications.
The goal of this chapter is to verify of the present implementation of DLS techniques.
To achieve this goal, the performance of a selection of scheduling experiments from the
1992 original work that introduced factoring (FAC) [FHSF92] is reproduced via simula-
tive experimentation (see Figure 7.1). Simulation methods described in Chapter 6 are
employed herein for the reproduction of scheduling experiments on the HPC system in
1992.
Reproducibility is a key aspect of the scientic method [ACM16]. The reproduc-
tion of scientic experiments contributes to the validation of those experiments and
to establish that the conclusions drawn from these experiments are of scientic rel-
evance [HT13]. Reproduction [ACM16] is dened as revisiting a particular scientic
problem, namely, the performance of DLS techniques, without the original artifacts or
the possibility to execute the artifacts on the original computing system [PBG+85]. Re-
production is employed herein as a means to attain and increase the trust in native and
simulative implementations of DLS.
66
Verication of Selected Dynamic Loop Scheduling via Reproduction of Experiments in
Simulation
HPC system
abstraction
Verified
DLS techniques
Present
DLS4LB
MPI
eLaPeSD
OpenMP
Two-level
DLB
SimAS
rDLB
Algorithm 
selection
Robustness
Load balance Robust scheduling
Simulation Realistic 
simulation
Experimental 
verification
Application 
abstraction
DLS 
techniques
DLS techniques
in literature
Past
Reproduction
Figure 7.1 Illustration of the focus in this chapter (in colors) as part of the overall
approach (in grayscale). Simulation is used for the reproduction of DLS exper-
iments of the past. DLS implementation is experimentally verified by comparing
original results of the past with reproduced simulative results in the present (see
Section 7.1).
We answer “How to ensure that the DLS techniques employed in scientic applications
today adhere to their original design goals and specications?” We explain how origi-
nal experiments were simulated and discuss and compare the original and reproduced
performance results. Veried DLS implementations are used in the next chapters in na-
tive and simulative experiments to examine the load balancing of scientic applications
under various execution scenarios.
7.1 Verification via Reproduction Approach
We devised a reproduction and verication approach (shown in Figure 7.2) for the real-
istic simulation, reproduction, and verication of the performance of scientic applica-
tions with DLS techniques on HPC systems. It consists of three steps. First, we reproduce
selected experiments [FHSF92] from the past using simulation to verify the present im-
plementation of DLS techniques [MEC18]. Second, the same simulation is also used to
reproduce native experiments from the present and are compared to simulative results
to compare and verify the predictions of the simulator. Third, various simulation ap-
proaches are compared for their prediction of application performance relative to the
native performance (ground truth) to stand on how realistic are performance simula-
tions and how their predictions are aected by various factors.
This chapter implements the rst step in the reproduction and verication approach
described in Figure 7.2 by comparing present simulative experiments to past native ex-
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Figure 7.2 Illustration of the reproduction and verification approach. Performance
comparisons over the pillars of science are employed in this work for the verifi-
cation of the DLS techniques: (1) Native experiments from the past original work
from the literature are reproduced in present simulations to verify DLS techniques
implementation. (2) Simulative and native results from experiments in the present
are compared to verify the fidelity of realistic performance simulations. (3) Dier-
ent simulation approaches are compared to achieve close agreement in terms of
simulation of application performance to that of the native performance.
periments to verify the present implementation of DLS techniques. The scientic chal-
lenge is the reproduction of the performance of the past experiments with incomplete
information, such as the computing system characteristics and the implementation de-
tails. Steps two and three of the reproduction and verication approach are implemented
in Chapter 8.
68
Verication of Selected Dynamic Loop Scheduling via Reproduction of Experiments in
Simulation
7.2 Selected Experiments for Reproduction
A selection of scheduling experiments from the 1992 original work that introduced FAC,
one of the ecient DLS techniques proposed for shared-memory systems, are considered
herein for reproduction via simulative experimentation. Therein, the performance of the
IBM Research Parallel Processor Prototype (hereafter, the RP3) system [PBG+85] was
compared for the execution of three computational kernels: matrix multiplication (MM),
adjoint convolution (AC), and Gauss-Jordan elimination (GJ). Four loop scheduling tech-
niques: STATIC, SS, GSS, and FAC, were used to execute these three kernels. In this
chapter, the scheduling behavior of the rst two computational kernels using the above
four scheduling techniques is reproduced to conrm that the implementations of the DLS
techniques adhere to their original goals and specications. Several factoring-based DLS
techniques have been proposed since 1992 to strike the best balance between increased
load balance and decreased scheduling overhead, such as weighted factoring [FHSU+96],
adaptive weighted factoring [BVD03], and adaptive factoring [BL00]. Conrming the
adherence of the STATIC, SS, GSS, and FAC implementations to their original design
goals lays the foundation for conrming the implementation of further DLS techniques,
based upon the factoring.
7.2.1 Selected Applications
The matrix multiplication (MM) and adjoint convolution with decreasing task sizes (AC-
d) kernels are selected for reproduction and prediction, with matrix sizes of 300×300 and
75×75, respectively. The computational kernels are described in Algorithms 7.1 and 7.2.
Changing the loop direction in Algorithm 7.2 at Line 1 will result in tasks with increasing
sizes rather than decreasing sizes, i.e., AD-i. AD-d is considered for reproduction as it
more challenging (load balancing wise), as GSS and FAC assign chunks of decreasing
sizes as well. Large chunk sizes of large task sizes in AD-d assigned by GSS and FAC
could lead to imbalanced execution.
The two kernels represent two dierent task granularities: equal task sizes and de-
creasing task sizes. Each iteration of a kernel’s for loop was considered a task to be
scheduled. For instance, Lines 5-6 in Algorithm 7.1 represent one task of the matrix
multiplication kernel, and Lines 3-4 in Algorithm 7.2 represents one task of the adjoint
convolution kernel with decreasing task sizes.
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Algorithm 7.1 Parallel matrix multiplication (MM)
Input: Matrices A and B each of size n × n
Output: Matrix C of size n × n
Data: A, B, n
Result: C ← A × B
1 for k = 1 : n × n do in parallel
2 i ← k/n
3 j ← k − n × (k − 1)/n
4 C[i, j]← 0
5 for l = 1 : n do
6 C[i, j]← C[i, j] +A[i, l] × B[l , j]
Algorithm 7.2 Parallel adjoint convolution (AC-d)
Input: Two matrices A and B each of size n × n
Output: Matrix C of size n × n, where C the adjoint convolution of A and B
Data: A, B, C , n, const
1 for k = 1 : n × n do in parallel
2 C[k]← 0
3 for l = k : n × n do
4 C[k]← C[k] + const ×A[l] × B[l − k]
7.2.2 Centralized Versus Decentralized Coordination DLS
Implementation
Investigating the implementation of DLS techniques, we found two approaches that
can be employed to implement process coordination in the DLS techniques natively
or in simulation: (1) Centralized coordination, using a master-worker execution model,
and (2) Decentralized coordination, wherein each “worker PE” calculates and executes
a chunk of work whenever it becomes available. Figure 7.3 shows both implementation
approaches. Table 7.1 summarizes the advantages and disadvantages of both implemen-
tations.
Centralized coordination DLS using the master-worker model is simple to implement
as only one PE accesses and updates the central self-scheduling work queue. However,
the master might become a performance bottleneck with a frequent and large number of
requests from workers. Also, if the master fails, the whole application fails. Decentral-
ized coordination overcomes the above limitations of the centralized coordination at the
cost of more complex implementation and the need for data sharing (within nodes and
across nodes for threads and processes, respectively) and synchronization mechanisms.
The ow of the master and worker programs in the centralized coordination DLS
are described in Algorithm 7.3 and Algorithm 7.4, respectively. The master implements
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Figure 7.3 Illustration of the centralized and decentralized coordination approaches
of DLS techniques. Centralized coordination approach depends on a centralized
master that handle work requests from (worker) PEs. In the decentralized coordi-
nation approach, each PE allocates to itself a chunk of work from a shared global
pool of work. Synchronization via locks or atomics is needed to access the work
pool data structure from dierent parallel PEs simultaneously [MEC18].
Table 7.1 Advantages and disadvantages of centralized and decentralized coordina-
tion implementations of DLS techniques
Coordination approach Centralized Decentralized
Implementation
Master-worker model
Master handles worker requests
Each PE calculates and allocates
chunks for itself from shared work pool
Advantages
Simple to implement
No data race issues
Improved scalability
Reduced synchronization overhead
Robust, no single point (the master) of failure
Disadvantages
Master is a performance boleneck
Master is a single point of failure
Poor scalability
Needs complex synchronization mechanisms
the scheduling algorithm and, hence, it is responsible for assigning chunks of tasks to
worker PEs. Each worker implements the main computation kernel of the application.
Whenever free, worker PEs push work requests to the master and wait to be assigned
work. After nishing the assigned work, PEs push work requests and wait to be assigned
work again, until they receive a terminate signal from the master, indicating that all work
is nished.
The program ow of the PEs in the decentralized coordination approach is described
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Algorithm 7.3 Centralized coordination DLS — Master
Input: numTasks , DLSmethod , numWorkers ← number of worker PEs
/* data is a structure that contains two elements: start to
specify the start of the chunk of tasks, and chunkSize
to specify the size of the chunk */
/* requests is a work request queue shared between master
and worker PEs */
Data: data[numWorkers], requests , scheduledTasks , f ree[numWorkers]
1 while scheduledTasks < numTasks do
2 foreach i ∈ requests do
3 chunkSize ← calculate_chunk(numPE, numTasks , scheduledTasks)
/* assign chunk to worker with PEID = i */
4 data[i].chunkSize ← chunkSize
5 data[i].start ← scheduledTasks
/* increment scheduledTasks */
6 scheduledTasks ← scheduledTasks + data[i].chunkSize
7 f ree[i]← False
8 wait for all worker PEs to complete execution
9 send terminate signal to all worker PEs
10 terminate the program
Algorithm 7.4 Centralized coordination DLS — Worker
/* data, f ree, and requests are shared between master and
worker PEs */
1 i← PEID
while true do
/* make an new request */
2 f ree[i]← True
3 Push(i ) → requests
4 wait until f ree[i] = False
5 if data[i].chunkSize = -1 then
6 break /* terminate */
7 else
8 foreach task in the assigned chunk do
9 execute_computation(start , chunkSize)
in Algorithm 7.5. Each PE obtains work using the obtain_work function described
in Algorithm 7.6. The program holds two global variables that represent the current state
of the program: schedulingStep and currentIndex. The currentIndex
represents the loop index of the outer loop that is parallelized of the computational
kernels and indicates the program progress. The obtain_work function updates
these two variables after each work assignment to advance the program state. Updates
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to these global variables (Lines 1 and 3 in Algorithm 7.6) are performed using atomic
operations to avoid data races between parallel PEs. The usage of atomic operations
avoids performance degradations that may be caused by using locks. Atomic operations
can ensure uninterrupted safe operations (i.e., read-modify-write operations) on global
variables from multiple parallel PEs.
Algorithm 7.5 Decentralized coordination DLS — PE execution
Input: PEID
Output: void
Global data: method , schedulinдStep, currentIndex
Local data: start , chunkSize
1 while True do
2 if obtain_work(start , chunkSize) then
3 execute_computation(start , chunkSize)
4 else
5 break
Algorithm 7.6 Decentralized coordination DLS — obtain work
Input: method , schedulinдStep, currentIndex
Output: start , chunkSize
Global data: method , schedulinдStep, currentIndex , numTasks
Local data: myStep
1 myStep ← fetch_and_add(schedulinдStep, 1)
2 chunkSize ← calculate_chunk(numPE, numTasks ,myStep)
3 start ← fetch_and_add(currentIndex , chunkSize)
4 if start < numTasks then
5 if start + chunkSize >= numTasks then
6 chunkSize ← numTasks − start
7 return True
8 else
9 return False
DLS techniques were implemented originally using decentralized process coordina-
tion. For completeness, both implementations, centralized and decentralized coordina-
tion approach, are discussed and compared herein.
7.2.3 Computing System of the Reproduced Experiments
The scheduling experiments were performed on the RP3 system [PBG+85] in the original
work [FHSF92]. The RP3 conguration by IBM was designed to accommodate up to
512 processors to reach the performance of 800 MFLOP/s and 13 GB/s inter-processor
communication speed. Therefore, a single processor speed is 1.562 MFLOP/s. The main
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building unit of the RP3 was the processor-memory element (PME). Figure 7.4 shows an
overview of the architecture of the RP3 system.
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Figure 7.4 An overview of the RP3 architecture.
Each PME contained a 32 bit microprocessor, 2-4 MB of memory, 32 KB of cache,
a oating-point unit that supporting 32 bit and 64 bit operations, an I/O interface, and
a memory address translation unit. The shared memory space was marked not to be
cached to avoid cache coherency issues. PMEs were connected using the Omega net-
work, with network link bandwidth of 50 Mbit/s, and latency of 2 µs [PBG+85]. Each
memory reference was sent to the memory address translation unit to decide if the refer-
ence is in its local memory, or if the request needs to be sent over the network to retrieve
the data from other PMEs.
The RP3 system was operated by a version of the Berkeley Software Distribution
(BSD) UNIX operating system, with unique extensions made to support the parallel ar-
chitecture of the RP3 system and its non-coherent caches [BCR91]. The four scheduling
methods were implemented as a part of the IBM RP3 runtime system for the IBM re-
structuring Fortran compiler PTRAN [ABC+88].
7.2.4 Simulation of the Selected Experiments
The selected experiments details are summarized in Table 7.2. To conrm the imple-
mentation of the four scheduling techniques, the selected scheduling experiments on the
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RP3 system [FHSF92] are reproduced and compared with those obtained using SG-SD.
SG-SD simulation approach (described in Section 6.2.1) is selected as the original ex-
periments were performed on a shared-memory systems using threads. Therefore, the
SG-SMPI simulation approach would not be suitable for the reproduction of the selected
experiments.
Table 7.2 Selected scheduling experiments
Computational kernel
Matrix
size
Scheduling
method
Coordination
Number of
processors
Matrix multiplication (MM) 300 × 300 STATIC, SS
GSS, FAC
Centralized
Decentralized
4, 8, 16, 24,
32, 40, 48, 56Adjoint convolution with
decreasing task sizes (AC-d)
75 × 75
Every iteration of an MM and AC-d computational kernel’s outer loop is modeled
as an SG-SD sequential computation task. The amount of work contained in each com-
putational task is specied in FLOP count per loop iteration in the simulator. For both
MM and AC-d, the FLOP count in each iteration is inferred from their pseudocodes in
Algorithms 7.1 and 7.2. This number is used in the simulator as the amount of work in
each sequential computation task.
An SG-SD sequential computation task is created to represent the scheduling over-
head of each DLS technique. This task is scheduled on the available PE in each simulated
scheduling round. The amount of work performed by each of these scheduling tasks
varies and depends on the selected scheduling technique. The values for the amount of
work performed by each of these scheduling overhead tasks are obtained empirically, to
match the simulation results to the results in the original publication [FHSF92]. Specif-
ically, they are found to be 75, 400, 750, and 750 FLOP for STATIC, SS, GSS, and FAC
techniques, respectively. An SG-SD end-to-end communication task is also created in
each scheduling round to simulate the time taken to copy the assigned chunk of tasks
from the central work pool to the available PE that needs work. It is assumed that, ini-
tially, PE 0 stores all the data, and other PEs transfer one column of the matrix from PE 0
for every task they obtain. This data strategy is referred to as pool of tasks and data.
The amounts of computation (FLOP) and communication (Byte) in each loop itera-
tion for the two selected computational kernels are presented in Table 7.3. Examination
of the FLOP count in the MM in Algorithm 7.1, reveals that each iteration of the outer
loop comprises 5 FLOP before the innermost loop and 2 FLOP that are repeated on all
the elements of a row of the input matrix. Similarly, for AD-d, the innermost loop only
contains 3 FLOP. The innermost loop is repeated a number of times that is equal to the
dierence between the matrix size and the iteration counter. Two factors, д1 and д2, are
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used to capture the unknown eects in the execution of the computational kernels on
the RP3 system. These factors cover all software- and hardware-related aspects that may
inuence program execution on RP3, e.g., memory system and operating system inter-
ference. These factors are presented in Table 7.3, are unitless and are experimentally
determined to be 35 and 60, respectively.
To provide the SG simulation engine with the specications of the simulated sys-
tem, it requires a platform file to specify the major components of the hardware
and their properties. Each processor in the RP3 system is represented as a host in the
SG platform file used in the reproduction experiments. All hosts (processors)
are interconnected by creating a communication link between every host and all others.
Details of the RP3 system are extracted from the work that introduced the RP3 sys-
tem [PBG+85]. The values used to describe the RP3 system in the developed simulator
are presented in Table 7.4.
All simulations are performed using SG-SD 3.16 on a manycore compute node with
an Intel KNL processor (7210) running at 1.3 GHz, using CentOS operating system, ver-
sion 7.2.1511. The GNU C compiler, version 6.3.0, is used for the compilation of the
simulator with -g -Wall as compilation ags.
7.3 Verification via Reproduction Results
The simulative performance for executing MM and AC-d using central-
ized (SG-SD-C) [MEC17b] and decentralized (SG-SD-D) [MEC18] coordination approach
with SG-SD compared against the original native performance results [FHSF92] is
illustrated in Figure 7.5. The selection of parallel cost as a performance metric (over
the parallel execution time) is since the parallel cost was used in the original publica-
tion [FHSF92]. The parallel cost reects the sum of the time that PEs spend solving the
problem [KGG+94].
The results show that the simulation performance is close to the native performance
in the original publication. The percent error (%E) between the simulative execution time
in this work (Tsim) and the original native execution time (T onat ) [FHSF92] is calculated
Table 7.3 Computational kernels parameters for their simulation on the RP3 system.
Computational
kernel
Task size (FLOP) Communication size (Byte)
MM д1 × (5 + 2 × rowLength) chunkSize × rowLength
AC-d д2 × 3 × (matrixSize − iterationID) chunkSize × rowLength
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Table 7.4 SG platform description for simulating the performance of the two compu-
tational kernels on the RP3 system
Parameter Value
Processor speed 1.562 MFLOP/s
Interconnection link bandwidth 50 Mbit/s
Interconnection link latency 2 us
as:
%E =
(
1 − Tsim
T onat
)
× 100. (7.1)
A positive percent error %E indicates that the simulator underestimates the orig-
inal execution time, while a negative %E signies overestimation. For the results of
the decentralized process coordination, the minimum absolute %E between SG-SD-D
and the native execution is 0.073%, for GSS — AC-d and 56 threads, as can be observed
from Figure 7.5(g). The maximum absolute %E is 45.89% in the case of SS — MM and 4
threads, as can be observed from Figure 7.5(b). The average of the absolute %E is 10.89%
in all the scheduling experiments on the RP3 system and the SG-SD-D simulation re-
sults [MEC18].
For the results of the centralized process coordination [MEC17b], the minimum and
the maximum absolute %E are 0.49%, and 30.94%, respectively, in the case of GSS — AC-d
and 24 threads (see Figure 7.5(g)) and SS — AC-d and 56 threads (see Figure 7.5(f)). The
average of the absolute %E is 7.44% between the simulative results [MEC17b] (SG-SD-C)
and the native execution results [FHSF92]. The simulative results follow a similar trend
to the original native experiments, which is of high relevance for the comparison of
dierent scheduling techniques.
7.3.1 Discussion
The reproduction of the behavior of the two computational kernels, MM and AC-d, has
been used to conrm the adherence of the present implementation of four scheduling
techniques to the original specication [FHSF92]. The results conrm that the im-
plementation of the considered DLS techniques in SG-SD adheres to their im-
plementation used in the original publication [FHSF92].
The achieved trust in the implementation of DLS techniques for shared-memory
systems has also been transferred to their implementation for distributed-memory sys-
tems [MEC+18a]. Conrming the adherence of the DLS implementation to their original
design goals minimizes the sources of uncertainty in their implementation and helps to
avoid unnecessary inuences on the performance of scientic applications. For instance,
a DLS that has been implemented to use shared memory locks intensively will cause un-
Verication of Selected Dynamic Loop Scheduling via Reproduction of Experiments in
Simulation 77
necessary scheduling overhead, adversely inuencing performance. It is, therefore, of
high value and signicance to compare reproduced experiment results with original ex-
periments results in the view of its experimental validation.
This concludes the rst step of the reproduction and verication approach described
in Figure 7.2 and conrms the present implementation of STATIC, SS, GSS, and FAC,
which are the basis of more advanced DLS techniques summarized in Table 2.2. The
veried DLS implementations are used in the next chapters in native and simulative
experiments to examine the load balancing of scientic applications under various exe-
cution scenarios.
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Figure 7.5 Performance results for the selected DLS experiments on the RP3 system.
Simulation results using a decentralized process coordination (SG-SD-D) obtained
with SG-SD (red bars) compared with the simulation results for the selected DLS
experiments on the RP3 system using a centralized process coordination (SG-SD-
C) [MEC17b] (blue bars) and the original publication [FHSF92] results (black bars).
Parallel cost = parallel program execution time × number of PEs [MEC18].
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Verification of Simulation of
Applications Performance on Modern
Architectures
Simulation is the third pillar of science after theory and experimentation. However,
conducting realistic and trustworthy simulations of application performance under dif-
ferent congurations is challenging. Several approaches to represent the application
tasks (loop iterations) and computing system characteristics are presented in Chapter 6.
In this chapter, we perform several scheduling experiments on native modern comput-
ing systems. We employ the simulation methods presented in Chapter 6 to simulate the
performance of the native applications in the scheduling experiments and compare the
native and simulative performance results. We compare native and simulative perfor-
mance results to evaluate how realistic are performance simulations of scientic appli-
cations with DLS on modern HPC systems (see Figure 8.1).
This implements the second and third steps in the reproduction and verication ap-
proach described in Figure 7.2. The comparison of native and simulative performance
results evaluates how close are they, quantitatively and qualitatively. Also, dierent
simulations of the same experiment are performed. The performance results of dierent
simulations are also compared to understand the eect of dierent simulation parame-
ters and their eect on the simulative performance. Therefore, experiments presented
and discussed in this chapter show and clarify how close is the simulation of applica-
tions’ performance to native performance and the eect of each simulation choice pre-
sented in Chapter 6 on the close agreement between native and simulative performance.
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Figure 8.1 Illustration of the focus and the progress towards robust scheduling (in col-
ors) as part of the overall approach (in grayscale). Verified DLS implementa-
tions are leveraged in native and simulative experiments on modern HPC systems.
Performance of native and simulative experiments are compared to estimate how
realistic is performance simulation.
8.1 Scientific Applications for Native and Simulative
Experiments
Two applications are considered in the experiments in this chapter. The two applications
represent two dierent cases of tasks. The rst application (PSIA) incurs low variabil-
ity between its parallel tasks, and the second one (Mandelbrot) incurs high variability
among its parallel tasks.
8.1.1 PSIA
The rst application is an application from the computer vision domain, namely, the
parallel spin-image algorithm (PSIA) [EFM+16]. The SIA is a computationally-intensive
application. The core computation of the SIA is the generation of the 2D spin-images.
Figure 8.2 shows the process of generation of a spin-image for a 3D object.
Figure 8.2 Illustration of the spin-image calculation for a 3D object. A flat sheet is
rotated around each point of the 3D object to describe the object from this point
view (from literature [Joh97]).
Verication of Simulation of Applications Performance on Modern Architectures 81
The PSIA exploits the fact that spin-images generations are independent of each
other. The size of a single spin-image is small (200 bytes) and ts in the lower level (L1)
cache. Therefore, the memory subsystem has an insignicant impact on applications’
performance. Algorithm 8.1 list the pseudocode of the PSIA [MEC+18b]. According
to Algorithm 8.1, Lines 9 and 12, the amount of computations to generate spin-images
is data-dependent and not identical over all the spin-images generated from the same
object. This variation introduces an algorithmic source of load imbalance among the
parallel processes generating the spin-images. The number of spin-images generated by
each PE is governed by the start and end variables in Algorithm 8.1, Line 1. The
performance of PSIA with nonadaptive DLS techniques on homogeneous and heteroge-
neous computing systems is presented and analyzed below (Chapter 10).
Algorithm 8.1 Spin-image calculation [EMC17a]
adCalculateSpinImages (W, B, S, OP, M, spinImages, start, end)
Inputs : W: image width
B: bin size
S: support angle
OP: list of oriented points
M: number of oriented points
spinImages: list of spin-images to be lled
1 for imageCounter = start→ end do
2 P = OP[imageCounter]
3 tempSpinImage[W, W]
4 init(tempSpinImage)
5 for j = 0→M do
6 X = OP[j]
7 npi = getNormal(P)
8 npj = getNormal(X)
9 if acos(npi · npj) ≤ S then
10 k =

W /2 − npi · (X − P )
B

11 l =

√| |X − P | |2 − (npi · (X − P ))2
B

12 if 0 ≤ k < W and 0 ≤ l < W then
13 tempSpinImage[k, l]++
14 add(spinImages, tempSpinImage)
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8.1.2 Mandelbrot
The second application of interest is the Mandelbrot, which computes the Mandelbrot
set [Man80] and generates its image. The application is parallelized such that the calcu-
lation of the value at every single pixel of a 2D image is a loop iteration that is performed
in parallel.
Figure 8.3 Mandelbrot calculation at the seahorse valley for z4. White points represent
high computational load due to several iterations to reach convergence, and black
points represent negligible computations whereby saturation is reached in a few
iterations.
Algorithm 8.2 shows the calculation of the Mandelbrot set for every pixel to generate
a Mandelbrot set image. The for loop in Line 2 is parallelized with DLS techniques, and
the values of start and end are calculated based on the chunk size obtained by a DLS
technique. The application computes the function fc (z) = z4 +c instead of fc (z) = z2 +c
to increase the number of computations per task (see Lines 10-12). Line 9 represents
the primary source of load imbalance, as the number of repetitions of the calculations
between Lines 9 to 14 is irregular. The size of the generated image is 512 × 512 pixels
resulting in 218 parallel loop iterations. The calculation is focused on the center image,
where the computation is intensive to increase the variability between task execution
times. Figure 8.3 shows the calculated image. Mandelbrot is often used to evaluate the
performance of dynamic scheduling techniques due to the high variation between its
loop iterations execution times.
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Algorithm 8.2 Mandelbrot set calculation
Inputs :W : image width
K : max iterations
RM : real max
Rm: real min
IM : image max
Im:image min
SR: scale real
SI : scale image
SC:scale color
data: pixel information
1 N = 2
/* start and end are set by the scheduling techinque
according to the chunk size */
/* calculate pixels in parallel */
2 for i = start → end do
3 z.real = z.imaд = 0
4 rowID = i/W
5 colID = imodW
6 c .real = Rm + colID × SR
7 c .imaд = Im + (W − 1 − rowID) × SI
8 k = 0 lenдthsq = 0
9 while lenдthsq < (N × N ) do
10 temp = z.real4 − 6 × z.imaд2 × z.real2 + z.imaд4 + c .real
11 z.imaд = 4 × z.real3 × z.imaд − 4 × z.real × z.imaд3 + c .imaд
12 z.real = temp
13 lenдthsq = z.real2 + z.imaд2
14 k + +
15 data[i] = (k − 1) × SC
8.2 Computing Systems for Native and Simulative
Experiments
Two HPC systems are used in the experiments included in this chapter. Comparing
simulative and native performance results on two HPC systems show the usability of
the proposed simulation methods (in Chapter 6) and conrms their accuracy as will be
discussed below in Section 8.3.
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8.2.1 The miniHPC system
The miniHPC1 system is a high performance computing cluster of the Department of
Mathematics and Computer Science at University of Basel, Switzerland. It consists of
26 compute nodes, a login node, and a storage node. The miniHPC cluster has a the-
oretical peak performance of 30 TFLOP/s. The rst 22 compute nodes have two Intel
Broadwell CPUs. Each node has a dual-socket Intel Broadwell E5 − 2640 v4 proces-
sor, with 20 cores (10 cores in each socket). Each core has 32 KB L1 instruction cache,
32 KB L1 data cache, and 256 KB L2 instruction and data cache. Each socket (10 cores)
shares a 25 MB L3 cache. The total system memory is 64 GB distributed across the two
non-uniform memory access (NUMA) domains (32 GB per socket). The four remaining
compute nodes have standalone Intel Xeon Phi 7210 processors. Each node has 64 cores
on the same NUMA node and contains 96 GB of main memory. Each core has 32 KB of
L1 cache and a shared 32 MB of L2 cache.
The software and hardware characteristics of the Broadwell partition of the miniHPC
system are listed in Table 8.1. All nodes are interconnected using the Intel Omni-Path
interconnection fabric, in a nonblocking two-level fat-tree topology. The network band-
width is 100 Gb/s, and the latency is 100 nanosecond. The miniHPC uses CentOS Linux
release 7.2.1511 as the operating system, and the network le system version 4 (NFS4)
is used as the le system for all the nodes.
8.2.2 The Taurus system
Taurus is a Bull HPC system at the Technische Universität Dresden, Germany. It com-
prises 2, 085 nodes with a total theoretical peak performance of 2, 087 TFLOP/s. For the
experimental studies herein, 22 dual socket Intel Broadwell nodes are used. Each socket
of theses nodes is equipped with an Intel Xeon CPU E5 − 2680 v4 running at 2.40GHz
(Broadwell) a 14 cores. A node provides 64GB RAM. The nodes are connected via In-
niband FDR network, in a non-blocking full fat-tree topology. The peak bandwidth is
54.4Gbit/s , and the latency is 0.7µs . The software and hardware characteristics of the
Broadwell partition of Taurus are listed in Table 8.1.
1 miniHPC is a fully controlled research and teaching HPC cluster at the Depart-
ment of Mathematics and Computer Science at the University of Basel, Switzerland,
https://hpc.dmi.unibas.ch/HPC/miniHPC.html
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Table 8.1 The characteristics of the HPC systems
Parameter
Broadwell partition
of miniHPC
Broadwell partition
of Taurus
Operating system
CentOS Linux
release 7.2.1511
Red Hat Enterprise Linux
Server release 6.9
Job scheduler Slurm v. 17.02.7 Slurm v. 16.05.7
MPI
Intel MPI
v. 2017 update 1
Intel MPI
v. 2017 update 1
File system NFS4 NFS4
Number of nodes 22 32
Processor
Intel Xeon
E5-2640 v4
Intel Xeon
E5-2680 v4
Number of sockets 2 2
Cores per socket 10 14
Hyper-threading enabled disabled
Operating frequency 2.4 – 3.4 GHz 2.4 GHz
Peak performance
per core
38.4 – 54.4 GFLOP/s 38.4 GFLOP/s
L1 cache 32 KB per core 32 KB per core
L2 cache 256 KB per core 256 KB per core
L3 cache 25 MB per socket 35 MB per socket
RAM 64 GB per node 64 GB per node
Topology non-blocking fat tree non-blocking fat tree
Interconnection Intel Omni-Path Inifiniband FDR
Bandwidth 100 Gbit/s 54.4 Gbit/s
Latency 100 ns 700 ns
8.3 Experimental Verification Results
Three sets of experiments are presented herein. Each set of experiments test and com-
pare dierent simulators or dierent methods to represent the computational eort in a
task on two dierent HPC systems. The results of each set of experiments are compared
to measure the accuracy of simulation quantitatively and qualitatively.
8.3.1 Two Systems, Two Simulations Interfaces per System
The rst set of experiments is to compare two simulators in predicting the performance
of an application on the two HPC systems presented above (see Section 8.2). The dier-
ence between native and simulative performance results are measured to evaluate how
realistic are performance simulations quantitatively.
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Table 8.2 Two HPC systems and two simulators experiments details
Factors Values Properties
Application PSIA N = 400, 000 tasks
Loop Scheduling
STATIC Static
SS
FSC
GSS
FAC
Nonadaptive dynamic
Computing systems
miniHPC 22 nodes × 16 cores = 352 cores
Taurus 22 nodes × 16 cores = 352 cores
Experimentation
Native
On miniHPC
On Taurus
Simulative
Using SG-MSG
Simulate miniHPC
Simulate Taurus
using SG-SD
Simulate miniHPC
Simulate Taurus
8.3.1.1 Experiments and setup
Table 8.2 summarizes the experiments performed in this subsection. In this set of ex-
periments, SG-MSG and SG-SD are used to simulate the performance of PSIA on both,
miniHPC and Taurus. The PSIA is parallelized using MPI, and each MPI rank is pinned to
one processing core in miniHPC or Taurus. DLS techniques are implemented using a de-
centralized coordination approach [EC19a]. The two simulation methods (SG-MSG and
SG-SD) represent two dierent methods to represent the application as a data-parallel
application (SG-MSG) or a task-parallel.
The amount of work contained in each task is measured using PAPI [BDG+00].
The FLOP count obtained with PAPI is used to represent the amount of work in
each task in SG-MSG/SG-SD. Both miniHPC and Taurus are represented in SG by
platform files as by the method described in Section 6.3. The core speed is calcu-
lated by measuring the loop execution time in a sequential run to avoid any paralleliza-
tion or communication overhead. The sum of the total number of FLOP in all iterations is
divided by the measured loop execution time to estimate the core processing speed (see
Section 6.3).
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8.3.1.2 Results and discussion
The results of the simulative executions with SG-MSG and SG-SD compared to the native
execution on both, miniHPC and Taurus, are shown in Figure 8.4. The gure shows the
percent error %E calculated using Equation 7.1. The results show that, in general, the
simulative execution tends to underestimate the execution times. However, SG-MSG
simulation tends to overestimate the execution time on miniHPC and underestimate the
execution time on Taurus. On the contrary, SG-SD always underestimates the execution
time on both HPC systems.
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Figure 8.4 Comparison between native and simulative performance with dierent
simulation approaches. The percent error %E between native and simulative
(SG-MSG and SG-SD) parallel loop execution timesT looppar of the PSIA on miniHPC
and Taurus [MEC+18a].
The median of the %E of the SG-MSG simulations is −2.89% compared to 2.05% with
the SG-SD simulation for the miniHPC execution. For the execution on Taurus, the me-
dians of the %E are 7.37% and 4.14% for SG-MSG and SG-SD, respectively. The results
of both simulation interfaces (SG-MSG and SG-SD) tend to underestimate the execution
time on Taurus for scheduling techniques that incur high overhead, such as SS, as both
simulations do not fully capture the scheduling overhead. For example, SG-MSG only
accounts for the messages to send the chunk size, whereas SG-SD considers the FLOP
count of the chunk calculation and the messages to send the chunk size. This shows the
importance of simulating the details of DLS techniques and their impact on the predicted
performance. For the execution on miniHPC, both the SG-MSG and the SG-SD simu-
lations correctly predict that STATIC results in the worst performance and that FAC
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outperforms all other techniques, similar to the native execution. For the execution of
Taurus, both simulators correctly predict that FAC outperforms other loop scheduling
techniques. Both simulations incorrectly predict that the worst performance occurs with
FSC, instead of STATIC as the native execution. However, given that PSIA is slightly
load-imbalanced, the performance of all DLS techniques considered herein (STATIC, SS,
FSC, GSS, and FAC) is very close to each other. PSIA performance with DLS techniques
represents a corner case for the performance prediction using simulation to capture and
reproduce such small performance dierences between dierent DLS techniques. For
the selection of a scheduling technique, simulation (with either SG-MSG or SG-SD) correctly
predicts the best DLS technique.
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Figure 8.5 Simulative performance (in terms ofT looppar ) of the PSIA using DLS obtained
using SG-MSG and SG-SD. Simulative execution results are compared with the
median of 20 repetitions of the native executions results [MEC+18a].
8.3.2 Time Vs. FLOP Count
In this set of experiments, we investigate the eect of using time measurements and
FLOP count to represent the computational eort per task on the predicted simulative
performance.
8.3.2.1 Experiments and setup
We perform a subset of the experiments described above in Section 8.3.1 for this test.
Table 8.3 lists the details of the performed experiments. Only one HPC system is used
in this experiment, and only SG-SD simulation is used. Two methods are used to repre-
sent the computational eort per task in simulation: (1) Time and (2) FLOP count. The
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Table 8.3 Time vs FLOP count experiments details
Factors Values Properties
Application PSIA N = 400, 000 tasks
Loop Scheduling
STATIC Static
SS
FSC
GSS
FAC
Nonadaptive dynamic
Computing systems miniHPC 22 nodes × 16 cores = 352 cores
Experimentation
Native On miniHPC
Simulative Using SG-SD
Using task execution time
Using FLOP count per task
native PSIA code is instrumented with timers at the start and end of each loop iteration
(task) to measure a task execution time. MPI_Wtime timing function is used as the
MPI standard species that it incurs the lowest possible measurement overhead. The
application is executed in a sequential run to avoid any parallelization/scheduling over-
head and task execution times were recorded and written to a le. These task execution
times are multiplied by the core speed in the platform file to convert time to
FLOP count and are fed later to the SG-SD simulator. The FLOP count was measured
using the method described above (see Section 8.3.1).
8.3.2.2 Results and discussion
The percent error %E is calculated between native and simulative performance results,
as shown in Figure 8.6. The results show that using time measurements for the repre-
sentation of the tasks results in a high overestimation of the parallel loop execution time
T
loop
par . The overhead of time measurement dominates the measured task execution time.
This inaccurate time measurement may be attributed to the ne granularity of PSIA
tasks, where a task execution time is around 2 ms . The time-based measurements could
not capture the dynamic behavior of the application and is aected by the measurement
process.
Representing the computational eort in an application using the FLOP count is
more accurate. FLOP count represents the amount of work regardless of the platform com-
puting speed as opposed to time measurements. Also, FLOP count can be accurately mea-
sured even at the ne-grained tasks. The time measurement, however, can be used at
the gross grain of the loop execution time to estimate the core speed, as described in
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Section 6.3.
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Figure 8.6 Comparison between using time and FLOP count to represent workload
per task. The percent error %E between native and simulative SG-SD parallel
loop execution times T looppar of the PSIA on miniHPC using time and FLOP count
for task representation.
8.3.3 FLOP Vs. FLOP Distribution
In this set of experiments, we explore representing tasks using FLOP count and by draw-
ing FLOP count per task from a probability distribution that represents the FLOP count
distribution of a particular application. FLOP count distribution (FLOP_dist hereafter)
is proposed to capture the dynamic nature of native experimentation between several
executions of the same experiment.
8.3.3.1 Experiments and setup
Two applications are used in this experiment set, PSIA and Mandelbrot. Using Mandel-
brot, as a highly imbalanced application, allows the evaluation of how realistic simula-
tions using SG captures the native performance characteristics. Applications are paral-
lelized using MPI, and SMPI+MSG simulation approach is used to simulate applications’
performance. Static, dynamic nonadaptive, and adaptive DLS techniques are used to
Verication of Simulation of Applications Performance on Modern Architectures 91
load balance the execution of the two applications on miniHPC. The DLS4LB (see Chap-
ter 9) is used to employ DLS to the applications of interest. Table 8.4 summarizes the
details of these experiments.
Table 8.4 FLOP count vs FLOP_dist experiment details
Factors Values Properties
Applications
PSIA
N = 400, 000 tasks
Low variability among tasks
Mandelbrot
N = 262, 144 tasks
High variability among tasks
Self-scheduling
techniques
STATIC Static
mFSC, GSS, FAC Dynamic nonadaptive
AWF-B, -C, -D, -E Dynamic adaptive
Computing
system
miniHPC
16 Dual socket Intel E5 − 2640v4 nodes
10 cores per socket
64 GB memory
Nonblocking fat-tree topology
Experimentation
Native P = 256 miniHPC PEs, using 16 nodes, 16 PE per node
Simulative
P = 256 simulated miniHPC PEs, 16 nodes, 16 PE per node
(1) Using FLOP file with SG-SMPI+SG-MSG
(2) Using FLOP distribution with SG-SMPI+SG-MSG
Two methods are experimented to represent applications tasks in simulation:
1. FLOP_le
2. FLOP_dist
The FLOP count per task was measured using the method described above (see Sec-
tion 8.3.1). The FLOP counts are then read from a le during simulation, denoted FLOP_-
le. For the FLOP_dist, a probability distribution is tted to the measured FLOP count to
simulate the dynamic behavior of the task execution times. The linear piecewise approx-
imation of the empirical cumulative density function (eCDF) is used [BEDG19] to obtain
this probability distribution. The eCDF values are split over the y-axis into 100 linear
segments (pieces). A segment is randomly selected to draw a sample from this distribu-
tion, and a value is randomly selected along this linear segment. Figure 8.7 shows the
results of approximating the measured FLOP counts of tasks both from PSIA and Man-
delbrot using linear piecewise approximation of the eCDF using MATLAB2. To ensure
2 https://www.mathworks.com/products/matlab.html
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Figure 8.7 The empirical cumulative density function of the tasks FLOP counts of
PSIA and Mandelbrot. The distribution of the measured FLOP count is shown in
blue, and the distribution of the FLOP counts drawn from the linear piecewise ap-
proximation of the eCDF is shown in orange. The results show that approximated
distribution represents the empirical measured FLOP counts of both applications
closely [MEC+19].
that the simulator draws samples from the approximated distribution with a fast, long
period, and low serial correlation random engine, the random number generator of the
GNU Scientic Library3 (GSL) is used in the simulator to generate good uniformly dis-
tributed random numbers to select among the 100 linear segments and a value from the
segment with low overhead during simulation. In FLOP_dist, the simulation is repeated
20 times similar to the native execution with dierent seeds to capture the variability of
the performance of the native application.
8.3.3.2 Results and discussion
Figures 8.8 to 8.10 show the native, SMPI+MSG simulative with FLOP_le, and
SMPI+MSG simulative with FLOP_dist performance of both PSIA and Mandelbrot with
eight static and dynamic (nonadaptive and adaptive) self-scheduling techniques. Each
experiment is repeated 20 times to obtain performance results with high condence. The
boxes represent the rst and third quartiles, the red line represents the median of the
20 measurements, and the whiskers represent 1.5× the standard deviation of the results.
Parallel loop execution time T looppar is used to measure applications’ performance. Also,
two metrics (see Section 2.1), namely the coecient of variation of PEs nishing times
(c.o.v.) and the mean of PEs nishing times divided by their maximum value (mean/max),
3 https://www.gnu.org/software/gsl/doc/html/index.html
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are used to measure the load imbalance.
Several performance features are extracted by analyzing the performance of the two
applications with DLS techniques. STATIC degraded the performance of both PSIA and
Mandelbrot due to load imbalance. The high values of c.o.v and max/mean in both ap-
plications indicate the load imbalance with STATIC as shown in Figures 8.8(c) and 8.8(d).
Although the value of c.o.v for GSS is lower than that of mFSC for PSIA, one can see
that the performance of GSS is worse than mFSC. Figure 8.8(e) shows, however, that the
value of max/mean for GSS is higher than that of mFSC, which explains the large exe-
cution time in Figure 8.8(a). PSIA performance with GSS is an example where the c.o.v.
hides the load imbalance resulting from a single process lagging the application execu-
tion, as explained above. FAC technique improves the performance of both applications
and result in the lowest execution time and also load imbalance metrics. The adaptive
techniques improve the performance of PSIA and result in low load imbalance metrics
as well. However, for the Mandelbrot due to the high variability of its tasks execution
times and short application execution time, the adaptive techniques did not have enough
time to estimate PE relative weights correctly and resulted in high execution time and
high load imbalance metric values with high variability also.
The native and simulative performance of PSIA and Mandelbrot is analyzed in terms
of T looppar , c.o.v., and max/mean metrics to evaluate how realistic are the performed sim-
ulations. Realistic simulation results are expected to lead to a similar analysis and similar
conclusions drawn from the analysis of the native results. Table 8.5 summarizes seven per-
formance features extracted from the analysis of applications’ performance with various
scheduling techniques. The comparison between the native and simulative performance
analysis shows that the simulations with FLOP_le captured almost all the performance
features that characterize the performance of the two applications under test. The sim-
ulator overestimated only the performance of AWF-B and AWF-D.
Table 8.5 Native application performance features realistically captured by simula-
tions
Performance features
SMPI+MSG
FLOP_file
SMPI+MSG
FLOP_dist.
Load imbalance with STATIC (PSIA, Mandelbrot) Captured Not captured
High c.o.v. with mFSC (PSIA) Captured Captured
Long T looppar , low c.o.v., and high max/mean with GSS (PSIA) Captured Captured
FAC best performance (PSIA, Mandelbrot) Captured Captured
Adaptive techniques high performance (PSIA) Partially captured Partially captured
Adaptive techniques poor performance (Mandelbrot) Captured Captured
Adaptive techniques high variability (Mandelbrot) Not captured Not captured
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Both simulations predicted correctly that the FAC technique achieves a balanced
load execution for both applications and improves performance. Simulations with the
FLOP_dist failed to capture the load imbalance with STATIC in both applications. The
performance with STATIC is signicantly aected by the order of the tasks or the loop
iterations assigned to each PE. As the order of tasks is not preserved by drawing random
samples from FLOP distributions, the load imbalance with STATIC is dissolved between
PEs as they are assigned dierent tasks in simulative execution from the native one.
Interestingly, both simulations were able to capture the most devious performance
feature of high T looppar , low c.o.v, and high max/mean values of GSS with PSIA. Both sim-
ulations did not capture the high variability of adaptive techniques. The adaptive tech-
niques depend on time measurements to estimate PE performance. If the granularity of
the tasks is highly variable and some task sizes are very ne, the time measurement of
their execution will be inaccurate due to overhead of the time measurement (probing
eect). The inaccurate time measurement leads to incorrect weight estimation and high
variability between dierent native executions. This probing eect does not exist in the
simulative execution and, therefore, was not fully captured. This explains the overes-
timation of execution time with AWF-B and AWF-D mentioned above. However, both
simulations correctly predicted the high performance of adaptive techniques with PSIA
and their low performance with Mandelbrot. The simulation with FLOP_dist was able
to capture the small variability in performance with various DLS techniques, which was
not captured by reading the FLOP counts from a le in the rst simulation.
8.4 Discussion
Realistic simulation results lead to a similar analysis and conclusions to the analysis of the
native results. The accuracy of simulative performance was examined using several ex-
periment sets. Using FLOP count per task (either reading the exact values from a le
or drawing from a probability distribution) to represent the computational eort per
task in simulation is found to be more accurate. Simulations with FLOP count produced
performance predictions within 8% (with SG-MSG) and 5% (with SG-SD) of the native
performance results. Simulation always correctly predicted the most ecient DLS tech-
nique in comparison with other DLS techniques. The comparison of performance analy-
sis from native and simulative performance results shows that simulation fully captured
most of the performance characteristics of interest. Simulation captured even complex
performance characteristics, such as the case of PSIA performance with GSS. Therefore,
applying the simulation method presented above (Chapter 6) achieved realistic simulations
of scientic applications performance. Realistic simulations of performance are used in
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the next chapters to predict applications’ performance with dierent DLS techniques
under various execution scenarios.
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Figure 8.8 Native performance of PSIA and Mandelbrot applications. STATIC degrades
applications performance due to high load imbalance. Applications performance
improves with FAC. Adaptive techniques improve the performance of PSIA; how-
ever, they degrade Mandelbrot performance and do not adapt correctly [MEC+19].
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Figure 8.9 Simulative performance of PSIA and Mandelbrot applications with read-
ing FLOP_file. STATIC results in imbalanced load execution for PSIA and Man-
delbrot and degrades the performance. GSS results in poor PSIA performance due
to a process lagging the execution. FAC improves the performance of both appli-
cation via a balanced load execution. Adaptive techniques result in enhanced PSIA
performance and poor Mandelbrot performance [MEC+19].
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Figure 8.10 Simulative performance of PSIA and Mandelbrot applications with FLOP
distribution. STATIC, FAC, AWF-C, AWF-E results in the best PSIA performance.
GSS degrades PSIA performance and mFSC results in high load imbalance. FAC
achieves the best performance for both applications. Adaptive techniques de-
grade Mandelbrot performance [MEC+19].
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9
Implementation of Dynamic Loop
Scheduling for Applications in
Shared and Distributed Memory
Systems
Modern HPC systems are increasing in the hardware parallelism they oer within a com-
pute node, by increasing the number of PEs per node, and across nodes, by increasing
the number of nodes per system. Scientic applications need, therefore, to harness this
hardware parallelism by multithreaded, multiprocess, or hybrid (multithreaded multi-
process) programming approaches. OpenMP and MPI are the de-facto standards of mul-
tithreaded and multiprocess programming in HPC systems. In this chapter, we show
how veried DLS techniques are implemented in OpenMP and MPI (see Figure 9.1).
Implementation and support of the most advanced load balancing methods, such as
DLS, to well-known and wide-spread programming models, such as OpenMP and MPI,
enable scientic applications to benet and improve their performance with minimal
code changes. Providing implementations of DLS techniques encourages scientic ap-
plications’ programmers to adopt advanced load balancing methods required for future
large-scale irregular HPC systems.
9.1 DLS Implementation in OpenMP
In this section, we discuss the extension of the OpenMP GNU runtime library with DLS
techniques in detail. Also, we highlight other similar eorts to extend OpenMP with
more scheduling techniques.
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Figure 9.1 Illustration of the focus and the progress towards robust scheduling (in
colors) as part of the overall approach (in grayscale). Verified DLS are imple-
mented in OpenMP (eLaPeSD) and MPI (DLS4LB). Verified DLS implementations
are used in the next chapters for the dynamic load balancing of scientific applica-
tions at a single and two levels of parallelism.
9.1.1 Extension of the OpenMP GNU Runtime Library with DLS
The work-sharing OpenMP construct for parallelizing a for loop is the most common
OpenMP construct that is found in scientic applications.
#pragma omp parallel for
A schedule(type, size) clause can be added to the above for construct to specify the loop
scheduling technique. Originally, the OpenMP standard species three loop scheduling
techniques, namely static, dynamic, and guided, which are equivalent to STATIC, SS, and
GSS described in Section 2.2 if used without specifying a size. The size in the schedule
clause can modify the chunk sizes calculated by these techniques. In static and dynamic,
OpenMP assigns a xed-size chunk equals to size, either statically or dynamically, re-
spectively. With guided schedule, the size is the minimum chunk size of GSS.
In addition to the three scheduling techniques, two other options can be provided as
a schedule(type): auto and runtime. With auto, the compiler automatically chooses one of
the three techniques (static, dynamic, and guided) which it assumes would improve the
performance. The method by which the compiler choose a scheduling technique is left
to the implementation. Runtime option allows the user to select a scheduling technique
from the techniques available in the OpenMP runtime library during execution. We
note that OpenMP is a standard specication for parallel programming and compilers
implement these specications. Compilers, such as GNU, Intel, Cray, and LLVM, all
implement OpenMP standard. We also note that there might be dierences between
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various compilers in their OpenMP support as long as these dierences do not conict
with the OpenMP specication. For example, the LLVM compiler supports TSS as a
fourth scheduling technique besides STATIC, SS, and GSS.
Two approaches can be employed to extend scheduling techniques in OpenMP:
1. Extend the compiler.
2. Extend the runtime library.
Extending the runtime library is found to be more suitable as it does not require the re-
compilation of applications to change the used scheduling technique. As will be shown
below (Chapter 12), the best performing DLS technique is not xed and changes by
changing execution parameters, such as problem size, system size, and perturbations in
the execution. Therefore, changing the DLS technique during runtime is a signicant
advantage. Also, adding DLS techniques to the compiler might interfere with compiler
optimizations and produce a less quality code. Therefore, the second approach of ex-
tending the runtime library is selected.
Four major changes are needed to dene a new scheduling technique in OpenMP
runtime library, namely:
1. The addition of the new scheduling technique such that it is recognized by omp_-
schedule environment variable
2. The denition of an initialization function
3. The denition of a next function that calculates and allocates a new chunk for the
calling thread
4. The denition of a nish function that is called when the loop ends.
Figure 9.2 shows these four components.
In the initialization and nalization functions, all pre- and post-calculations that are
required by a DLS technique are performed. For instance, the calculation of the xed-rate
by which the chunk size is decreasing delta D in Equation (2.10) is performed in the
initialization step. The next function is the most critical part, as it is called frequently by
all threads when they become free to calculate and allocate a new chunk. The equations
of chunk size calculations in Section 2.2 are performed herein. Care must be taken to
avoid data races, as multiple threads call this function in parallel. Modications to shared
variables, such as the current loop index or the number of remaining loop iterations must
be performed using atomic operations. We note that OpenMP scheduling following a
decentralized coordination approach, where each thread calculates and allocates a new
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Figure 9.2 An overview of the major components of the OpenMP runtime library that
need to be modified to add more scheduling techniques.
chunk of iteration for itself as soon as it becomes free, similar to the approach illustrated
above in Figure 7.3(b).
The GNU runtime library, namely LaPeSD libGOMP [Lap], is extended into
eLaPeSD [Bud17] with seven additional DLS techniques, namely: FSC, TSS, FAC, WF,
Taper [Luc92] (TAP), bold strategy [Hag97] (BOLD), and RAND. Experiments with
eLaPeSD in scheduling loops from Rodinia [CBM+09], OmpSCR [DRS05], NAS [Bai11],
and SPEComp [ADE+01] benchmarks show that DLS techniques improves applications
performance and more scheduling options are needed in OpenMP [CIB18].
9.1.2 Other OpenMP Extensions
Similar to the OpenMP runtime library approach presented above, Smart Round-
Robin [PIC+17] (SRR) was implemented in the GNU OpenMP runtime library. SRR
considers the task execution times to achieve near-optimal load balance. As such, it re-
quires the proling of an application before execution. BinLPT [PCP+17], another loop
scheduling method, is also implemented in the GNU OpenMP runtime library. BinLPT
is similar to SRR, except that it schedules chunks of loop iterations similar to DLS tech-
niques, instead of single loop iterations in SRR.
Other OpenMP runtime libraries, such as the LLVM OpenMP runtime library,
was extended as well. The LLVM runtime library was extended with the FAC tech-
nique [KTV+19]. Also, static_steal, which was created by mixing static and dynamic
OpenMP scheduling, was used to extend the LLVM runtime library [KRG14]. static_-
steal has the advantage of data locality similar to static and dynamically balance the
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load at the end of the execution using work-stealing. DLS techniques (nonadaptive and
adaptive) was also implemented in the LLVM OpenMP runtime library [Yil19], namely
FSC, TAP, FAC, WF, AWF-B, AWF-C, AWF-D, AWF-E, BOLD, and AF.
In addition to implementing scheduling techniques in OpenMP runtime libraries,
the support for user-dened scheduling (UDS) was proposed to the OpenMP to be a
part of the standard and, therefore, be supported by various compilers and runtime li-
braries [KIK+19]. Also, an interface was implemented in the runtime library to allow
user-dened scheduling policies in the LLVM runtime library [BGB+19]. As such, it al-
lows users to create and use their scheduling techniques that best suit their applications.
9.2 DLS Implementation in MPI
As described in Section 7.2.2 above, DLS techniques can be implemented using a cen-
tralized or decentralized coordination approach. We present here two MPI-based imple-
mentations of DLS techniques that cover the two implementation approaches.
9.2.1 Centralized Coordination
A dynamic load balancing tool (DLB_tool) [CB07] was introduced. The DLB_tool is im-
plemented in C and FORTRAN programming languages to support scientic applica-
tions. The DLB_tool parallelizes and load balances scientic applications that contain
simple parallel loops (1D loops) or nested parallel loops (2D loops). The tool employs
a master-worker model where workers request work from the master whenever they
become free. The master serves work requests and assigns workers chunks of loop
iterations according to the selected DLS technique. Figure 9.3 shows the employed
master-worker scheduling approach employed in the DLB_tool. The master also doubles
as a worker and executes chunks of loop iterations when it is not serving any requests.
The DLB_tool supports nine scheduling techniques, namely STATIC, mFSC, GSS, FAC,
AWF-B, AWF-C, AWF-D, AWF-E, and AF.
The DLB_tool was designed to load balance scientic applications with minimum
code changes. Algorithm 9.1 shows the changes needed to use theDLB_tool in a scientic
application in blue font color. Descriptions of the DLB_tool functions in Algorithm 9.1
are listed in Table 9.1.
9.2.1.1 Extension of DLB_tool into DLS4LB
We extended the DLB_tool into the dynamic loop scheduling for load balancing li-
brary (DLS4LB) with more DLS techniques, namely: SS, FSC, TSS, WF, and AWF. Several
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program Application_with_1D_loop
use DLS
include ’mpif.h’
type (infoDLS) info
integer method, iStart, iSize, iIters
double precision iTime
integer mpierr
call MPI_Init (mpierr)
...
method = ...
call DLS_Setup (MPI_COMM_WORLD, info)
call DLS_StartLoop (info, 1, N, method)
do while ( .not. DLS_Terminated(info) )
call DLS_StartChunk(info,iStart,iSize)
DO I=iStart, iStart+iSize-1
... I-ITERATE
END DO
call DLS_EndChunk (info)
end do
call DLS_EndLoop (info, iIters, iTime)
...
Fig. 3.2. Dynamic load balancing of an application containing a 1D-loop.
DLS StartChunk(info,iStart,iSize) returns a range for a chunk of iterates. This range starts with
iterate iStart and contains iSize iterates.
DLS EndChunk(info) signals the end of execution of a chunk of iterates. Internally, a worker processor
requests its next chunk from the scheduler.
DLS EndLoop(info,iIters,iTime) is the synchronization point at the end loop execution. iIters is
the number of iterates done by the calling processor, and iTime is the cost (in seconds) measured using
MPI Wtime(). iIters and iTime are useful for assessing the performance gains achieved by dynamic
load balancing. For example, the sum of the iTimes from all participating processors gives an estimate
of the cost of executing the loop on a single processor.
Fig. 3.3. Scheduler-worker strategy for dynamic loop scheduling
After loop execution, the results of the computations (in I-ITERATE) will be distributed among the par-
ticipating processors. A reduction operation like MPI Reduce() may be necessary to collect the results in one
processor, or MPI Allreduce to make the results available to all processors in MPI COMM WORLD. This would be the
responsibility of the user, since DLS only manipulates the indices of the loop. Information about the mapping
of the chunks of iterates to processors is maintained in the chunkMap component of the infoDLS structure.
Figure 9.3 Master-worker scheduling model employed in the DLB_tool. The master,
rank 0, is serving work requests from workers by assigning them the start of the
chunk and chunk size [CB07].
Algorithm 9.1 Centralized MPI-Based DLS implementation
#include <mpi.h>
#include “DLB_tool”
int main()
{
/* Application initialization */
1 . . .
2 DLS_setup(info, MPI_COMM)
3 DLS_Start_loop(info, P , N , DLS_method)
4 while (! DLS_Terminated(info)) do
5 DLS_Start_chunk(info, loopstart , loopend );
for (i = loopstart ; i < loopend ; i = i + 1) do
6 /* Execute loop body */
7 . . .
8 DLS_End_chunk(info)
9 DLS_End_loop(info)
10 . . .
11 }
modications were required to achieve this extension. The chunk calculation functions
of these DLS techniques were added to the code of the tool in C and FORTRAN. Ad-
ditional data and inputs to DLS_Setup were added to support FSC and WF, such as
the scheduling overhead h, the standard deviation of task execution times σ , and PEs
weights.
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Table 9.1 Description of DLB_tool functions
Function name Description
DLS_Setup All: Initializes a dynamic loop scheduling environment.
DLS_Start_loop
Master: Specifies P, the number of PEs, N, the loop range, the DLS method
and send the first chunks to workers.
DLS_Terminated All: Returns true if all loop iterates have been executed.
DLS_Start_chunk
Master: Serve work requests and allocate new chunks.
Worker: wait for a new chunk or a terminate signal from the master.
DLS_End_chunk
Master: Collect performance data.
Worker: requests a new chunk of work, send performance data.
DLS_End_loop All: synchronize aer the loop completes.
Given that time-stepping applications are the most common in scientic computing,
AWF, which is designed for time-stepping applications, is added to the DLS4LB. Sev-
eral changes were performed to support AWF. First, data allocation and deallocation are
performed in DLS_Setup and DLS_Finalize, newly introduced functions, to be
performed outside of the time-stepping loop to avoid allocating and deallocating with
every time-step. Second, the adaptive weights of PEs are calculated in DLS_Start_-
loop instead of DLS_Start_chunk for AWF-B, AWF-C, AWF-D, and AWF-E. Also,
DLS_End_loop collects and sends PEs performance data to the master, similar to
DLS_End_chunk with other adaptive techniques. Finally, for better support for the
time-stepping applications in AWF-B, AWF-C, AWF-D, and AWF-E, adaptive weights
that are learned from previous time-steps are copied as the initial weights in the current
time-step. Therefore, AWF-B, AWF-C, AWF-D, and AWF-E techniques do not need to
start with a test chunk to calculate the weights as in non-time-stepping applications.
Using weights learned in previous time-steps improves their load balancing and, conse-
quently, the application performance.
9.2.2 Decentralized Coordination
We present a decentralized MPI-based implementation of the DLS techniques. We elim-
inate the master, which can be a performance bottleneck and a single point of failure.
The current implementation leverages the MPI one-sided communication, such that pro-
cesses calculate and allocate new chunks for themselves, without interrupting or requir-
ing a master. A data owner process, instead of the master, holds the shared data (e.g.,
the current loop index of the loop and the scheduling step) between processes. The data
owner process exposes these data and shares them with all other processes. All pro-
cesses calculate and allocate chunks and update these shared variables using atomic op-
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erations and locks, similar to the thread level implementation above (Section 9.1 and Fig-
ure 7.3(b)).
Algorithm 9.2 shows the one-sided approach to decentralize the DLS implementa-
tion. As MPI one-sided does not provide locks or critical sections, the MPI_Get_ac-
cumulate atomic operation is used to create a critical section to protect the shared
data and synchronize access to it. We note that for simple DLS techniques, such as SS,
FSC, and GSS, a lock or a critical section is not needed, and they can be implemented
using only MPI_Get_accumulate atomic operation. However, to support more
complex adaptive techniques, creating a lock was unavoidable. This approach was used
to implement SS, FSC, GSS, FAC, WF, AWF-B, AWF-C, AWF-D, AWF-E, and AF using
the decentralized coordination approach [MC18b].
A similar approach of employing the MPI one-sided passive target communica-
tion approach to decentralize the implementation of ve DLS techniques was pro-
Algorithm 9.2 Decentralized MPI-Based DLS implementation
#include <mpi.h>
int main()
{
/* shared_data contains current loop index, scheduling
step, PE adaptive weights, ..etc */
1 Allocate sem, shared_data
2 /* Application initialization*/
3 MPI_Win_create(sem)
4 MPI_Win_create(shared_data)
5 . . .
6 while (True)) do
7 MPI_Win_lock(MPI_LOCK_EXCLUSIVE,sem)
8 MPI_Get_accumulate(&minus_one,sem,MPI_SUM)
9 if sem < 0 then
10 BLOCKED = True
11 continue
12 BLOCKED = FALSE
13 Calculate_chunk(N, P, shared_data)
14 MPI_Win_lock(MPI_LOCK_EXCLUSIVE,shared_data)
15 MPI_Put(shared_data, dataowner)
16 MPI_Win_unlock(shared_data)
17 for (i = loopstart ; i < loopend ; i = i + 1) do
18 /* Execute loop body */
19 . . .
20 . . .
21 }
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posed [EC19a]. Experiments therein conrm the superior performance of the decen-
tralized approach to the centralized master-worker implementation. The distribution of
the chunk calculation among all PEs in the decentralized approach not only improved
the performance but also made it robust to the mapping of the master (or data owner)
process on a slow or fast compute node [EC19a].

10
Single-level Load Balancing of
Scientific Applications
In the previous chapters, we have shown the most successful and well-known DLS tech-
niques (Chapter 2), how to verify that their implementation adheres to their specica-
tion (Chapter 7), and how to implement them in OpenMP and MPI (Chapter 9). In this
chapter, we show the advantage and the performance improvement of employing DLS
techniques to balance the load of a real application from computer vision and Mandelbrot
application as a scheduling benchmark. We study the use of nonadaptive and adaptive
DLS techniques in balancing the execution of PSIA and Mandelbrot on homogeneous
and heterogeneous HPC systems and analyze the performance of the applications.
10.1 Load Imbalance in PSIA and Mandelbrot
10.1.1 Load Imbalance in PSIA
The PSIA [EFM+16] is an application from computer vision. It converts a 3D object into
a set of 2D descriptors that represent that object. PSIA is used in face detection [CK13],
object recognition [JH99], 3D map registration [MH13], 3D data retrieval [ADADB+ne].
The pseudocode for PSIA is presented above in Algorithm 8.1, and Figure 8.2 shows the
process of generating spin-images.
PSIA is parallelized using MPI, where each MPI rank generates a certain amount
of spin-images using the DLS4LB. The input data are broadcasted (replicated) on all
MPI processes. Therefore, the master only assigns work by sending workers loop in-
dices (start and end), and no data are moved between ranks. Workers generate the
spin-images assigned to them and send the generated images only after all work is com-
pleted (one gather operation at the end of the execution).
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Figure 10.1 Impact of load imbalance on the performance of PSIA on homogeneous
and heterogeneous HPC systems. Processes finishing times executing PSIA
to generate 400, 000 spin-images on two homogeneous (20 + 20 Broadwell cores,
Figure 10.1(a)) and heterogeneous (20 Broadwell + 64 KNL cores, Figure 10.1(b))
nodes of miniHPC. The gray horizontal bars represent the median process execu-
tion time over 20 repetitions, and the black bars represent their standard devia-
tion. The variation in processes finishing times indicates load imbalance of PSIA
with STATIC straightforward scheduling.
The source of load imbalance in PSIA is the conditional execution of certain compu-
tations (see Algorithm 8.1) according to the input data. Also, the dierence in the com-
puting speed of the PEs contributes to the load imbalance. Figure 10.1 shows the load
imbalance in PSIA with STATIC in generating 400, 000 spin-images using two nodes of
miniHPC (see Section 8.2.1). The experiment was performed on homogeneous cores,
i.e., using two Broadwell nodes and 20 cores per each node and on heterogeneous cores
as well, using one Broadwell node (20 cores) and one KNL node (64 cores) to investigate
the load imbalance on homogeneous and heterogeneous systems.
On homogeneous cores, PSIA execution does not incur high load imbalance, as can
be seen in Figure 10.1(a). The mean/max of ranks nishing times is 0.960 and their c.o.v.
is 0.023 (recall load balance metrics in Section 2.1). However, the execution of PSIA
on heterogeneous cores incurs high load imbalance due to the signicant performance
dierence between Broadwell and KNL cores, as can be seen in Figure 10.1(b). The
mean/max of ranks nishing times is 0.782, and their c.o.v. is 0.409. The signicantly
high value of c.o.v. and the low value of mean/max of ranks nishing times on heteroge-
neous cores compared to homogeneous ones shows the impact of system heterogeneity
on the application load balance.
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10.1.1.1 Static load balancing of PSIA
Empirical static division of work has been used previously to balance the load of PSIA
executing on an Intel CPU and Intel Knights Corner (KNC) co-processor accelera-
tor [EFM+16]. The work was divided unequally between the two PEs in such a way that
it achieves a balanced execution. However, the approach therein is very problem-system
specic and needs many trials and experimentations to reach the golden ratio of the di-
vision of work that achieves the load balance.
10.1.2 Load Imbalance in Mandelbrot
Mandelbrot application computes the Mandelbrot set [Man80] and generates its image.
The application is parallelized at the MPI level with the DLS4LB such that the calculation
of the value at every single pixel of a 2D image is a loop iteration that is performed in
parallel. The application computes the function
fc (z) = z
4 + c (10.1)
instead of
fc (z) = z
2 + c (10.2)
to increase the number of computations per task (see Algorithm 8.2). The number of
calculations per task is irregular, which represents the source of load imbalance in Man-
delbrot (see Section 8.1). The size of the generated image is 512 × 512 pixels resulting
in 218 parallel tasks. Mandelbrot is often used as a scheduling benchmark due to its
application-induced high load imbalance.
Unlike PSIA, Mandelbrot execution incurs high load imbalance, as can be seen in Fig-
ure 10.2(a) on homogeneous cores. The mean/max of ranks nishing times is 0.785, and
their c.o.v. is 0.273. On heterogeneous cores, the load imbalance increases due to the
system heterogeneity, as seen in Figure 10.2(b). The mean/max of ranks nishing times
is 0.667, and their c.o.v. is 0.477. The results show that system heterogeneity increases
the load imbalance incurred by Mandelbrot execution.
10.2 Balancing Applications on Homogeneous and
Heterogeneous HPC Systems
10.2.1 Design of Experiments
Several experiments are designed to investigate the load balancing of PSIA and Man-
delbrot with DLS on homogeneous and heterogeneous HPC systems. Table 10.1 lists an
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Figure 10.2 Impact of load imbalance on the performance of Mandelbrot on homo-
geneous and heterogeneous HPC systems. Processes finishing times execut-
ing Mandelbrot to generate 512 × 512 pixels Mandelbrot image on two homoge-
neous (20 + 20 Broadwell cores, Figure 10.2(a)) and heterogeneous (20 Broadwell
+ 64 KNL cores, Figure 10.2(b)) nodes of miniHPC. The gray horizontal bars rep-
resent the median process execution time over 20 repetitions, and the black bars
represent their standard deviation. The variation in processes finishing times in-
dicates load imbalance of Mandelbrot with STATIC straightforward scheduling.
overview of the details of these experiments. Applications performance is tested with-
out DLS, i.e., with STATIC, and with mFSC, GSS, FAC, and AF DLS techniques. Two
congurations of the miniHPC system are used to represent homogeneous and hetero-
geneous systems. The rst conguration is using eight Broadwell nodes to create a
homogeneous cluster. In the second conguration, Broadwell and KNL partitions of
the miniHPC system (see Section 8.2.1) are combined to create a heterogeneous HPC
system. The performance of both applications is examined in weak and strong scaling
experiments.
In weak scaling experiments, the number of generated spin-images per node is xed
to 50, 000 per node for PSIA. The number of nodes is increased up to eight (homogeneous
or heterogeneous) nodes. In strong scaling experiments, the problem size (number of
generated spin-images) is xed to 400, 000 while increasing the number of nodes used to
generate the spin-images. For Mandelbrot, the number of tasks quadratically increases
as the number of tasks is the size of a 2D image, i.e., length × width. Therefore, in
weak scaling experiments, the number of tasks is kept proportional to the number of
nodes, using 2562, 3622, 4432, and 5122 tasks for 2, 4, 6, and 8 nodes, respectively. In
strong scaling experiments, the number of tasks is xed to 5122 tasks while increasing
the system size from 2 to 8 (homogeneous or heterogeneous) nodes.
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Table 10.1 Details of PSIA and Mandelbrot load balancing experiments
Factors Values Properties
Applications
PSIA
Mandelbrot
N = 4000, 000 tasks
N = 262, 144 tasks
Loop Scheduling
STATIC Static
mFSC
GSS
FAC
Nonadaptive dynamic
AF Adaptive dynamic
Computing system miniHPC
8 Broadwell nodes, 8 × 20 = 160 homogeneous cores
4 Broadwell +4 KNL nodes = 4 × 20 + 4 × 64 = 336 heterogeneous cores
Experimentation
Weak scaling
2, 4, 6, 8 homogeneous and heterogeneous
PSIA: N = 100, 200, 300, 400 × 103 tasks
Mandelbrot: N = 2562, 3622, 4432, 5122 tasks
Strong scaling
2, 4, 6, 8 homogeneous and heterogeneous
PSIA: N = 400 × 103 tasks
Mandelbrot: N = 5122 tasks
10.2.2 Results and Discussion
10.2.2.1 Weak scalability
The results of the weak scalability experiments of PSIA are presented in Figure 10.3.
A straight horizontal line represents perfect scalability. One can notice that FAC and
AF improved the performance of PSIA on homogeneous cores by almost 5% (see Fig-
ure 10.3(a)). While the execution time of PSIA increases with STATIC while scaling from
two to eight nodes, it decreases with FAC and AF by about 3%. The better scaling prole
of PSIA with FAC is attributed to the benet of load balancing while scaling, which is
conrmed by the degraded scalability of PSIA with STATIC. Due to the mild load imbal-
ance of PSIA on homogeneous systems, mFSC and GSS degrade PSIA’s performance on
homogeneous cores due to their unjustied overhead and low load imbalanced incurred
during the execution.
Unlike the performance on homogeneous cores, all DLS techniques signicantly im-
proved PSIA’s performance on heterogeneous cores (see Figure 10.3(b)). The AF tech-
nique outperformed all other techniques and improved the performance by almost 100%
while maintaining perfect scalability. mFSC and FAC also signicantly improved PSIA’s
performance and scaled perfectly. However, PSIA’s performance with GSS degrades
while scaling. GSS assigns large chunks of tasks at the beginning of the execution, which
can cause load imbalance.
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Figure 10.3 The weak scaling performance results of PSIA with DLS techniques on
homogeneous and heterogeneous cores.
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Figure 10.4 Theweak scaling performance results of Mandelbrot with DLS techniques
on homogeneous and heterogeneous cores.
The results of the weak scalability experiments of Mandelbrot are presented in Fig-
ure 10.4. Unlike PSIA, FAC outperforms all other DLS techniques on homogeneous cores
and improves the performance by up to 20%. Surprisingly, AF degrades Mandelbrot’s
performance. This is due to the small granularity of Mandelbrot tasks and their high
variability, which hinder the learning of the adaptive weights of AF.
Similar to the performance on homogeneous cores, mFSC and FAC signicantly im-
prove Mandelbrot’s performance on heterogeneous cores (see Figure 10.4(b)). The mFSC
technique outperformed all other techniques and improved the performance by almost
75%, maintaining perfect scalability. GSS and AF also signicantly improved Mandel-
brot’s performance and scaled almost perfectly. However, FAC improved the perfor-
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mance signicantly; it incurs a performance degradation by 10% while scaling from 6 to
8 nodes.
10.2.2.2 Strong scalability
Figure 10.5 shows the results of the strong scaling of PSIA on the homogeneous and
heterogeneous cores of the miniHPC. The parallel cost is calculated as the number of
PEs multiplied by the parallel execution time. Parallel cost is reported instead of the
parallel execution time for this experiment, as it reects the benets of using additional
computing resources versus the time needed to execute the application. A perfect strong
scalability prole of a program corresponds to an almost constant parallel cost for any
number of computing resources.
Figure 10.5(a) shows the parallel cost of PSIA on homogeneous cores. The results
conrm the superior performance of FAC and AF with PSIA over all other DLS tech-
niques, and the poor performance of the GSS technique. The parallel cost of PSIA sig-
nicantly increases with STATIC, mFSC, and GSS, which reects the poor strong scal-
ability of PSIA with such DLS techniques on homogeneous cores. Using AF with PSIA
improved the application performance while scaling by 3% compared to STATIC, and by
6% compared to GSS.
Strong scalability results of PSIA on heterogeneous cores of miniHPC are shown
in Figure 10.5(b). Similar to the results on homogeneous cores, AF outperforms all other
techniques and scales almost perfectly. Unlike results on homogeneous cores, mFSC
outperformed FAC on heterogeneous cores. FAC assumes a homogeneous computing
system. Therefore, it fails to balance the load on heterogeneous cores. The parallel cost
of PSIA increased while scaling with STATIC, mFSC, and GSS, which indicates their
suboptimal scalability. Comparing to performance with STATIC, AF improved PSIA’s
performance by 85% and scaled perfectly on heterogeneous cores.
Strong scalability results of Mandelbrot on homogeneous cores of miniHPC are pre-
sented in Figure 10.6(a). Unlike PSIA, AF delivers the poorest performance while FAC
achieves the best performance, similar to PSIA. FAC improves Mandelbrot’s performance
by 36% compared to STATIC. However, FAC does not scale perfectly, and the parallel cost
of Mandelbrot is increased by almost 3% while scaling. mFSC achieves a similar perfor-
mance and scalability of FAC, while GSS delivers poorer performance in terms of parallel
cost and scalability.
The performance results of the strong scalability experiments of Mandelbrot on het-
erogeneous cores of miniHPC are shown in Figure 10.6(b). Unlike results on homoge-
neous cores, mFSC outperformed FAC on heterogeneous cores and achieved the best
performance. Performance with GSS and AF is almost similar. Both techniques im-
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Figure 10.5 The strong scaling performance results of PSIA with DLS techniques on
homogeneous and heterogeneous cores.
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Figure 10.6 The strong scaling performance results of Mandelbrot with DLS tech-
niques on homogeneous and heterogeneous cores.
proved the performance by 35% compared to STATIC and scaled perfectly. The parallel
cost of Mandelbrot increased by almost 6% while scaling with mFSC and FAC despite
the improved performance. mFSC improved Mandelbrot’s performance by almost 92%
compared to performance with STATIC.
10.2.3 Discussion
In this subsection, we revisit the load balance metrics calculated for PSIA and Mandel-
brot execution on homogeneous and heterogeneous cores in Section 10.1. We measure
processes execution times with the most ecient DLS technique in the weak and strong
scalability experiments and calculate the load balance metrics for these executions to
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Figure 10.7 Impact of dynamic load balancing on the performance of PSIA. Processes
finishing times executing PSIA to generate 400, 000 spin-images on eight homo-
geneous (160 Broadwell cores, Figure 10.7(a)) and heterogeneous (80 Broadwell +
256 KNL cores, 10.7(b)) nodes of miniHPC. The gray horizontal bars represent the
median process execution time over 20 repetitions, and the black bars represent
their standard deviation. Load balancing with AF improved PSIA’s performance
and scalability.
show the improvement in load balancing, as well as performance and scalability of PSIA
and Mandelbrot with DLS techniques on homogeneous and heterogeneous cores.
Figure 10.7 conrms that the improved performance and scalability of PSIA with AF
is due to load balancing. All processes almost nish at the same time on homogeneous
and heterogeneous cores due to the load balancing of AF. The load imbalance metrics
for the execution of PSIA on homogeneous cores are mean/max = 0.995 and c.o.v. =
0.002. For heterogeneous cores, the mean/max and c.o.v. are 0.989 and 0.006, respec-
tively. Comparing the load balance metrics with AF with those obtained with STATIC
in Section 10.1, one can see the signicant improvement of load balance with AF.
Similarly, for Mandelbrot in Figure 10.8, the results conrm that the improved per-
formance and scalability of Mandelbrot due to load balancing. The load balance metrics
for the execution of Mandelbrot on homogeneous cores with FAC (Figure 10.8(a)) are
mean/max = 0.956 and c.o.v. = 0.009. For heterogeneous cores, the mean/max and c.o.v.
are 0.872 and 0.061, respectively. Comparing the load balance metrics obtained with
FAC and mFSC with those obtained with STATIC in Section 10.1, one can see the sig-
nicant improvement of load balance both, on homogeneous and heterogeneous cores,
respectively. The results of strong and weak scalability experiments show and conrm that
load imbalance degrades applications performance and becomes more signicant at large
scale.
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Figure 10.8 Impact of dynamic load balancing on the performance of Mandelbrot.
Processes finishing times executing Mandelbrot to generate 512×512 pixels Man-
delbrot image on eight homogeneous (160 Broadwell cores, Figure 10.8(a)) and
heterogeneous (80 Broadwell + 256 KNL cores, Figure 10.8(b)) nodes of miniHPC.
The gray horizontal bars represent the median process execution time over 20
repetitions, and the black bars represent their standard deviation. Load balancing
with FAC and mFSC improved Mandelbrot’s performance and scalability on ho-
mogeneous and heterogeneous cores, respectively. The high standard deviation
of processes finishing times (black bars) in Figure 10.8(b)) is due to the dynamic
scheduling, i.e., ranks do not take the same chunks in the 20 repetitions of the
execution and due to the high variability of Mandelbrot task sizes.
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Two-level Load Balancing of
Scientific Applications
HPC systems are growing vertically in the number of PEs (cores) available in a shared
memory node, and horizontally in the number of nodes per system. Consequently,
applications use a hybrid process and thread parallelism to exploit multiple hardware
parallelism levels. As the number of cores per node and number of nodes per sys-
tem increase, performance degradation due to load imbalance becomes more signi-
cant [EMC17a] (see Chapter 10).
The analysis of delays caused by wait states and their propagation in parallel MPI+
OpenMP applications identied two-level load imbalance as a major challenge for Peta-
and Exascale systems [BGW+10; BGA+16]. Redistribution of excess workload that is
the root-cause of wait states solves this problem. In this chapter, we investigate the use
of DLS techniques to load balance scientic applications at the two-levels dynamically,
namely the process level and the thread level. We employ the eLaPeSD and DLS4LB
developed in Chapter 9 to achieve two-level dynamic load balancing in MPI+OpenMP
scientic applications (see Figure 11.1). We investigate the inuence of dynamic load
balancing using DLS on the process level and the thread level and the interplay between
the load balancing at the two levels.
11.1 Two-level Dynamic Load Balancing
Two-level load imbalance may manifest in process+thread (MPI+OpenMP) parallel sci-
entic applications. Figure 11.2 illustrates the two-level dynamic load balancing via
self-scheduling approach. At the process level, processes are self-scheduled chunks of
tasks whenever they are free and request work. The work assigned to a process is paral-
lelized and distributed among several threads (8 threads per process in Figure 11.2) using
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Figure 11.1 Illustration of the focus and the progress towards robust scheduling (in
colors) as part of the overall approach (in grayscale). Verified DLS imple-
mentations are used for the dynamic load balancing of scientific applications at
the thread level and process level.
self-scheduling for load balancing. Employing DLS at only one level (either process or
thread level) achieves load balancing at this level and improves the application perfor-
mance, as shown in the middle subplots in Figure 11.2. However, the best application
performance can only be achieved by employing dynamic load balancing at both levels,
as shown in Figure 11.2 (the rightmost subplot).
Based on the selected DLS technique at the process level and the selected scheduling
technique at the thread level, along with the application and the computing system prop-
erties, dierent degrees of load balancing and performance improvement are achieved.
The two-level dynamic load balancing via the self-scheduling approach depicted in Fig-
ure 11.2 is generic and can be used with any scientic application with independent
tasks.
11.1.1 Implementation
Due to the hybrid nature of current HPC systems, distributed memory across compute
nodes and shared memory within single nodes, hybrid parallelization of scientic ap-
plications at process level and thread level using MPI+OpenMP is the most common
and successful approach [JJM+11; RHJ09; SB01]. Here we consider the implementations
of DLS techniques described in Chapter 9 for the two-level dynamic load balancing of
MPI+OpenMP applications. To balance the load at the thread level, an extended version
of GNU OpenMP runtime library eLaPeSD [CIB18] is used (see Section 9.1). eLaPeSD
supports seven OpenMP scheduling techniques that can be selected by exporting the
name of the scheduling technique to the OpenMP environment variable OMP_SCHED-
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Figure 11.2 Conceptual illustration of employing two-level dynamic load balancing
at thread level and process level. At the process level, chunks of work (tasks
or loop iterations) are self-scheduled to free and requesting processes in multiple
rounds. At the thread level, threads are self-scheduled chunks of tasks (assigned
to their respective process) whenever they become free. Load balancing at a cer-
tain level improves application performance and balances the load at that level.
However, two-level dynamic load balancing improves application performance
and achieves a balanced load execution.
ULE. eLaPeSD supports static (STATIC), dynamic (SS), guided (GSS), FSC, TSS, FAC, and
RAND scheduling techniques. To enable the application to read and use scheduling al-
gorithms dened in the OpenMP runtime library, the schedule(runtime) needs
to be added to the OpenMP parallelization of a for loop (in C) or a do loop (in FOR-
TRAN), as shown in Algorithm 11.1 Line 15 (in magenta font color). The path to eLaPeSD
library needs to be added to the dynamic library path variable LD_LIBRARY_PATH
to call our extended OpenMP runtime library instead of the standard one. To use the
FSC scheduling technique in eLaPeSD, two additional environment variables, namely:
SIGMA and FSCH, are required to specify the standard deviation of the loop iterations
execution times, σ , and the scheduling overhead, h, needed by the FSC to calculate the
chunk size.
To balance the load at the process level, DLS4LB is used to distribute the application
tasks to MPI ranks dynamically in multiple rounds via self-scheduling. The DLS4LB sup-
ports 14 loop scheduling techniques, ranging from fully static to fully dynamic, nonadap-
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tive and adaptive, namely: STATIC, SS, FSC, mFSC, TSS, GSS, FAC, WF, AWF, AWF-B,
AWF-C, AWF-D, AWF-E, and AF (see Section 9.2). DLS4LB is implemented in C and FOR-
TRAN to be compatible with the two most common languages used in HPC applications.
Calls to the DLS4LB need to be inserted before and after the main calculations (loop body
or independent tasks) such that they are self-scheduled using DLS techniques as shown
by lines in blue font color in Algorithm 11.1. Function calls for setting up and naliz-
ing the DLS4LB, such as data allocation, deallocation, and selecting the DLS technique,
needs to be added before and after the time-stepping loop (Algorithm 11.1, Lines 2 − 9),
respectively.
Algorithm 11.1 Two-level (MPI+OpenMP) Dynamic Load Balancing via
Self-scheduling
#include <mpi.h>
#include <omp.h>
#include “DLS4LB.h”
int main()
{
/* Application initialization */
1 . . .
2 DLS4LB_setup(info, MPI_COMM
/* Time-stepping loop */
3 for (l = tinit ; l < tf inal ; l = l + 1) do
4 . . .
5 DLS4LB_Start_loop(info, P , N , DLS_method)
6 Main_calculations()
7 DLS4LB_End_loop(info)
8 . . .
9 DLS4LB_Finalize(info)
10 } /* End main */
11 void Main_calculations()
12 {
13 while (! DLS4LB_Terminated(info)) do
14 DLS4LB_Start_chunk(info, loopstar t , loopend )
15 #pragma omp parallel for schedule(runtime)
16 for (i = loopstar t ; i < loopend ; i = i + 1) do
/* Execute loop body */
17 . . .
18 DLS4LB_End_chunk(info)
19 } /* end main calculations */
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11.1.2 Execution
Each MPI rank (process) is initially assigned a chunk of work by the master (Algo-
rithm 11.1, Line 5). MPI ranks send a work request to the master rank whenever they
become free (Algorithm 11.1, Line 18) using the DLS4LB. In response, the master rank
assigns a chunk of tasks to the requesting MPI rank (Algorithm 11.1, Line 14). The size
of the assigned chunk is determined by the employed DLS technique (specied in Al-
gorithm 11.1, Line 5). This allocated chunk at the MPI level is subsequently distributed
to OpenMP threads for further scheduling and execution at the thread level. Therefore,
threads are assigned chunks (or sub-chunks of the chunk allocated at the MPI level) of
tasks whenever they become free using eLaPeSD. Threads are assigned work until they
complete the execution of the chunk allocated to their respective MPI rank. The process
repeats until all tasks (N tasks) complete (condition in Algorithm 11.1, Line 13 becomes
false) and Main_calculations of the current time-step is completed.
11.1.3 Remarks
We note that an application needs to be a time-stepping application to use the AWF
technique. Otherwise, an application may use all other DLS techniques available in the
DLS4LB library. Additionally, the current implementation of the DLS4LB does not com-
municate the data required to compute the assigned chunk of loop iterations. It is left
to the programmer to ensure that the data are available for computation and are cor-
rectly communicated or replicated on all MPI ranks. In the experiments included below,
application data is either replicated on all ranks, or no data are required for the sched-
uled computations (see Section 11.2.1.1). Calls to the OpenMP runtime library, such as
eLaPeSD or DLS4LB, incurs overhead, compared to the static scheduling. However, this
overhead is justied and absorbed by the performance gain via dynamic load balancing
(see Section 11.2.2).
11.2 Experimental Evaluation and Discussion
11.2.1 Design of Experiments
Three applications and 66 combinations of DLS techniques at the process level and
thread level are experimented herein to investigate and analyze the performance of sci-
entic applications with two-level dynamic load balancing. Table 11.1 summarizes the
details of the experiments performed herein.
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Table 11.1 Details used in the design of two-level dynamic load balancing experi-
ments.
Factors Values Properties
Applications
Mandelbrot (Mathematics) N = 0.6 × 106 tasks
PSIA (Computer vision) N = 0.8 × 106 tasks
SPHYNX (Astrophysics)
Test-case (1): Stellar collision
N = 10.4 × 106 tasks
Time-step: 6900
Test-case (2): Evrard collapse
N = 1 × 106 tasks
Time-step: 100, 500, 1000, 1700,
2000, 2300, 2500, 2800
full simulation[0 : 3000]
Dynamic load balancing
Thread-level
self-scheduling
STATIC
SS, GSS, FSC*, TSS, FAC, RAND
Static: used as a baseline in this level
Dynamic and nonadaptive
Process-level
self-scheduling
NODLB
SS*, FSC*, mFSC, GSS, TSS, FAC, WF*
AWF, AWF-B, -C, -D, -E, AF
Static: used as a baseline at this level
Dynamic and nonadaptive
Dynamic and adaptive
Computing systems miniHPC 20 Dual socket Intel Broadwell nodes
Experimentation Native
(1) Test dierent combinations of DLS
at the process level and thread level
(2) Use the identified best two-level
combination to improve the performance
* DLS techniques implemented in the eLaPeSD or the eDLS4LB libraries but not used in this work due to
being unsuitable (SS, WF) or requiring profiling (FSC).
11.2.1.1 Applications
Three applications are considered in this work: Mandelbrot, PSIA, and SPHYNX, which
represent applications from three dierent domains: mathematics, computer vision, and
astrophysics, respectively.
Mandelbrot is a computationally-intensive application which computes the
Mandelbrot set [Man80] and generates its image. The pseudocode (Algorithm 8.2) and
details about Mandelbrot are described above (see Section 8.1). Mandelbrot is often used
to evaluate the performance of dynamic scheduling techniques due to the high variation
between its task execution times. The calculation is focused on the center of the image,
where the computation is highly intensive and variable.
Parallelization. The application is parallelized such that the calculation of the value at
every single pixel of a 2D image is a task that is performed in parallel. Mandelbrot code is
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implemented in C, and MPI+OpenMP are used to parallelize the application. Mandelbrot
is compiled with GNU GCC version 6.3 and OpenMPI 2.0.2 with O3 optimization level.
Data distribution. No data are required for the calculation of the Mandelbrot tasks, i.e.,
the value of a single pixel. Only the location of the pixel is required, which represents
the task ID assigned by the DLS techniques.
PSIA is an application from the computer vision domain, namely the parallel
spin-image algorithm (PSIA) [EFM+16]. PSIA converts a 3D object into a set of 2D
descriptors (spin-images). The pseudocode of the PSIA (Algorithm 8.1) is described as
above (see Section 8.1). The amount of computation required to generate the spin-images
is data-dependent and is not identical over all the spin-images generated from the same
object, resulting in load imbalance.
Parallelization. The computation of each spin-image is considered a task. PSIA is imple-
mented in C, parallelized with MPI+OpenMP, and compiled with GNU GCC version 6.3
and OpenMPI 2.0.2 with O3 compiler optimizations.
Data distribution. The input 3D object is read at the beginning by MPI rank 0 and is
broadcasted to all other ranks. During loop execution, only spin-image ID needs to be
communicated to other ranks to generate the required image, i.e., task ID (loop index).
Therefore, no data communication is required. After computation completes, all data
are aggregated back to MPI rank 0 for output.
SPHYNX is a state-of-the-art production smoothed particle hydrodynamics (SPH)
code1 [CGSF17]. SPHYNX is the rst to include an integral approach to calculate deriva-
tives (IAD) and a dynamically adaptive interpolation sinc kernel, being both elements
of great importance in overcoming long-lasting problems of the SPH technique related
to the development of subsonic hydrodynamical instabilities [CGR08; GCE12]. It is also
one of the few hydrodynamics codes in the literature that can simulate both Type Ia
and core-collapse Supernovas, including nuclear reactions, neutrino transport, and gen-
eral relativity correction terms. The main structure of SPHYNX is described in Algo-
rithm 11.2. After the initialization of all variables, the code proceeds to perform several
time iterations (or time-steps), evolving the system. Each time iteration performs a series
of computational steps (enumerated in Algorithm 11.2), beginning with the creation of a
tree structure used to locate neighboring particles and to calculate self-gravity. Then, a
list of neighbors for each particle is found, this step being central for the SPH technique.
Once this list is known, the SPH interpolations can be performed to nd the density dis-
tribution, the IAD terms, the thermodynamical properties of the system, and the rates
of change of velocities and internal energy. Finally, the particle positions, velocities, and
internal energy are updated, a new time-step is found, and a new time iteration begins.
1 Available at http://astro.physik.unibas.ch/sphynx
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Algorithm 11.2 SPHYNX Computational Workflow
for l ← tinit to t f inal do
1. Build tree
2. Find neighbors
2.1 Collective communication (number of neighbors)
3. Density & grad-h calculations
3.1 Collective communication (density & grad-h)
4. IAD calculations
4.1 Collective communication (IAD terms)
5. EOS & ∇v calculations
5.1 Collective communication (∇ · v & ∇ × v)
6. Momentum & energy calculations
6.1 Collective communication (∇P & du/dt )
7. Gravity calculations
7.1 Collective communication (gravitational force and potential)
8. Update velocities, position, and energy
9. Time-step evaluation
10. Verication via conservation laws
The performance of SPHYNX is studied for two simulation test-cases. The stellar
collision test simulates the head-on impact of two Sun-like stars. This simulation has
two independent gravitating bodies and, therefore, the particle distribution is highly
asymmetric. Second, the Evrard collapse is a common test used to examine the coupling
between hydrodynamics and self-gravity in astrophysical codes. It simulates the collapse
of an unstable cloud of gas and the formation of the subsequent shockwave. The two
test-cases oer a wide range of problem sizes, dened in the number of particles in
the system and dierent particle distributions that represent dierent load balancing
challenges.
Parallelization. SPHYNX is a time-stepping application, written in FORTRAN F90 and
parallelized using MPI and OpenMP. SPHYNX was also compiled with GNU compilers
version 6.3 with O3 optimization, and OpenMPI 2.0.2 is also used similar to Mandelbrot
and PSIA.
Data distribution. The data of the SPH particles and neighbors per particle are replicated
on all MPI ranks. The data are kept updated after each computational step by collective
communications, as shown in Algorithm 11.2.
11.2.1.2 Load imbalance in the considered applications
Figure 11.3 shows the load imbalance in the 3 applications considered with no load bal-
ancing at the thread and process level (i.e., default STATIC) executing on miniHPC. This
load imbalance manifests as overhead (i.e., waiting time) as depicted in Figure 11.3 at the
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thread-level (yellow regions) and at the process-level (red regions). Calculating grav-
ity in SPHYNX is the most time-consuming computational step and also the most load
imbalanced. Therefore, herein we focus on improving the gravity calculation step of
SPHYNX. To obtain representative performance measurements, the two-level load bal-
ancing is tested in the middle of the simulation time (time-step 6900) for the stellar col-
lision test-case. For the Evrard collapse test-case, all DLS combinations at the two levels
are tested at multiple snapshots of the simulation, as listed in Table 11.1. We only show
the results of Evrard collapse at time-step 500 as an example. After testing all DLS com-
binations at dierent simulation stages, the identied best two-level DLS combination is
used to execute the full SPH simulation and measure the achieved overall performance
improvement. It is worth noting that the observed load imbalance in Figure 11.3 for a
single time-step of SPHYNX is repeatedly be observed through the execution of full SPH
simulations, which typically requires 105 − 106 time-steps.
11.2.1.3 Two-level dynamic load balancing
Six loop scheduling techniques are considered at the thread level via the eLaPeSD
OpenMP library and eleven loop scheduling techniques at the process level via the
DLS4LB, yielding a combination of 6× 11 = 66 experiments per application or test-case.
The FSC technique is not considered at the thread level nor the process level as it re-
quires proling of the application to estimate the standard deviation of task execution
times σ and the scheduling overhead h. Application performance with FSC is signi-
cantly inuenced by the provided σ and h values. Also, the WF technique is not consid-
ered at both levels, as it is designed for highly heterogeneous computing systems, which
is not the case for the experiments performed herein. Only the Broadwell partition of
the miniHPC is considered.
At the process level, the SS technique is not considered, as it assigns a single task
to a requesting process, which limits the thread level parallelism as only one thread. Fi-
nally, the AWF technique is only used with SPHYNX as it only applies for time-stepping
applications, such as SPHYNX.
NODLB and STATIC denote the scenario where application tasks are statically and
equally divided among processes or threads, respectively, where each process is assigned
N /P particles. Minimum chunk size is specied at the process level to avoid processes
being assigned a very small chunk of tasks towards the end of the execution, which
will not contain enough work to distribute to threads within a process and increase the
scheduling rounds and consequently the overall scheduling overhead. The minimum
chunk size at the process level is set to half the chunk size of the mFSC technique, that
is 532, 700, 7278, 2549, for Mandelbrot, PSIA, SPHYNX with stellar collision test, and
130 Two-level Load Balancing of Scientic Applications
(a
)
M
an
de
lb
ro
t,
40
pr
oc
es
se
s,
10
th
re
ad
s
(b
)
PS
IA
,4
0
pr
oc
es
se
s,
10
th
re
ad
s
(c
)
St
el
la
r
co
lli
si
on
ti
m
e-
st
ep
69
16
,S
PH
Y
N
X
,4
0
pr
oc
es
se
s,
10
th
re
ad
s
(d
)
Ev
ra
rd
ti
m
e-
st
ep
51
6,
SP
H
Y
N
X
,1
2
pr
oc
es
se
s,
10
th
re
ad
s
Fi
gu
re
11
.3
Im
pa
ct
of
tw
o-
le
ve
ll
oa
d
im
ba
la
nc
e
at
th
re
ad
le
ve
la
nd
pr
oc
es
s
le
ve
li
n
th
e
th
re
e
sc
ie
nt
if
ic
ap
pl
ic
at
io
ns
.I
dl
e
ti
m
e
du
e
to
lo
ad
im
ba
la
nc
e
is
sh
ow
n
in
ye
llo
w
at
th
e
th
re
ad
le
ve
la
nd
in
re
d
at
th
e
pr
oc
es
s
le
ve
l.
Two-level Load Balancing of Scientic Applications 131
SPHYNX with Evrard collapse test, respectively. At the thread level, the minimum chunk
size is set to 1 loop iteration (OpenMP default) to achieve the best possible load balance
as the scheduling overhead is small.
11.2.1.4 Computing system
The two-level dynamic load balancing approach is tested on miniHPC. Recall that each
node of miniHPC contains two CPU sockets and ten cores per socket (see Table 8.1).
Each MPI rank is pinned to a CPU socket of the miniHPC to improve the data locality
among threads within an MPI rank. The number of threads per MPI rank is set to be
equal to the number of cores per socket. Therefore, each compute node of miniHPC ex-
ecutes two MPI ranks, one per socket, with 10 OpenMP threads within each MPI rank.
20 nodes of miniHPC are used to test the performance of Mandelbrot, PSIA, and the stel-
lar collision test with SPHYNX, whereas only 6 nodes are used in the Evrard collapse test
with SPHYNX. Computing system sizes are chosen such that it results in a reasonable
amount of work per core and, therefore, computation to communication ratio.
11.2.2 Performance Results and Discussion
The performance of the three scientic applications of interest is reported in Fig-
ures 11.7 to 11.9. The gures show the parallel execution time of Mandelbrot and PSIA
and the computing time of the gravity computation per time-step for SPHYNX. Fig-
ures 11.7 to 11.9 show the percent performance improvement with DLS techniques
normalized to not using any dynamic load balancing mechanism at the thread level
nor at the process level (NODLB+STATIC). The percent performance improvements are
color-coded such that white is the reference baseline, blue shades represent performance
improvement while red shades represent performance degradation.
Using two-level dynamic load balancing improved the performance of Mandelbrot
by up to 21% compared to the original no dynamic load balancing execution time, as
shown in Figure 11.7(a) with TSS and SS jointly at the process level and the thread level,
respectively. The performance improvement is much lower in PSIA than in Mandelbrot
as PSIA is mildly imbalanced as shown in Figure 11.3(b). Two-level dynamic load bal-
ancing improved the performance of the gravity calculations in SPHYNX also by 11%
for stellar collision test-case in Figure 11.7(c) with AWF-C at the process level and FAC
at the thread level and by 43% for Evrard collapse test-case in Figure 11.8(a) with GSS
at the process level and FAC at the thread level. Even though dynamic scheduling in-
curs higher overhead than static, the balanced load execution improved applications’
performance by up to 21%.
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The SS technique results in poor performance for SPHYNX at the thread level due to
the ne granularity of its tasks (240 microseconds on average). At the process level, the
AF technique performs poorly for the experiments conducted herein. Poor AF perfor-
mance is attributed in part to its signicant overhead and the lack of high variability (in
application and computing system) to provide proper mitigation between this overhead
and the benet from AF. Specically, the AF technique is designed for highly irregular
workloads that execute in stochastic environments.
Figures 11.4 and 11.5 show the best average parallel execution time over 20 repeti-
tions (Mandelbrot and PSIA) or time-step (SPHYNX) when:
1. Using no load balancing at any of the two levels
2. Using the best DLS technique only at the thread level
3. Using the best DLS technique only at the process level
4. Using the best available combination of DLS techniques at the thread level and
the process level
The results in Figures 11.4 and 11.5 show the benets of two-level dynamic load bal-
ancing versus single-level alone, as conceptually illustrated in Figure 11.2. The results
conrm that certain performance gains are achieved by single-level dynamic load bal-
ancing (either thread level or process level, middle boxes) as predicted by Figure 11.2,
however, the best performance is always achieved by two-level dynamic load balancing.
GSS+FAC was identied as the best combination of DLS techniques at the
process level and the thread level, respectively, by testing all 66 DLS combinations at
the two levels for the Evrard collapse test at dierent stages of the simulation, namely
at time-steps 100, 500, 1000, 1700, 2000, 2300, 2500, and 2800. Figure 11.6 shows the
parallel execution time per time-step for the full simulation of Evrard collapse with one
million particles. The results show that the execution time per time-step with two-level
dynamic load balancing is always better than the baseline with no load balancing at ei-
ther of the two levels and achieves an overall application performance improvement of
15%.
11.2.2.1 Discussion
The execution traces in Figure 11.3 shows dierent proles of the two-level load imbal-
ance in the three applications. The Mandelbrot execution trace in Figure 11.3(a) shows
a severe case of two-level load imbalance, where there is high variability in process and
thread (within a single process) nishing times. Single-level dynamic load balancing
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Figure 11.4 Impact of single- and two-level dynamic load balancing on the execution
time of the three scientific applications. Each plot shows in the following
order: the execution time with the baseline (NODLB+STATIC), best DLS tech-
nique at thread level, best DLS technique at process level, and best two-level DLS
combination. The red line represents the average performance computed over 20
repetitions or time-steps, the boxes define the first and third quartiles, and the
whiskers are maximum and minimum values.
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Figure 11.5 Impact of single- and two-level dynamic load balancing on the execution
time of the three scientific applications. Each plot shows in the following
order: the execution time with the baseline (NODLB+STATIC), best DLS tech-
nique at thread level, best DLS technique at process level, and best two-level DLS
combination. The red line represents the average performance computed over 20
repetitions or time-steps, the boxes define the first and third quartiles, and the
whiskers are maximum and minimum values.
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Figure 11.6 Time-step execution time of the Evrard collapse test-case in SPHYNX with
12 processes and 10 threads per process. The two-level dynamic load bal-
ancing improved the performance of SPHYNX throughout the full simulation
(0 : 3000 time-step), achieving 15% overall improvement in execution time.
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(thread or process level) in this case only achieves limited performance improvement,
as shown in Figure 11.2. This is experimentally conrmed in Figure 11.4(a), which indi-
cates the signicant improvement of performance with two-level dynamic load balanc-
ing versus its slight improvement with a single-level load balancing.
While Mandelbrot represents an extreme case of two-level load imbalance, PSIA rep-
resents the other extreme, where processes and threads within a process are only slightly
imbalanced, as shown in Figure 11.3(b). Therefore, the maximum achievable perfor-
mance improvement in PSIA is much smaller (1.6%) than the one in Mandelbrot (21.4%).
The SPHYNX execution with stellar collision suers from high load imbalance at
the process level and low load imbalance at the thread level (Figure 11.3(c)). This is
reected by a slight eect of thread level load balancing and a signicant impact of the
process level load balancing in improving its performance (Figure 11.4(c)).
For the Evrard collapse, one can observe severe load imbalance at the process level.
This is caused by two threads lagging the execution of the last process signicantly be-
hind all other processes (Figure 11.3(d)). In this case, thread-level dynamic load balancing
not only improves the load balancing at the thread level but also at the process level, as
the last process will nish earlier, thus closer to the other processes nishing times. Al-
ternatively, process-level dynamic load balancing will also distribute the high workload
of the last two threads among all the processes, therefore, dissolving the load imbalance
due to the lagging threads among processes. This is conrmed by the signicant perfor-
mance improvement achieved by dynamic load balancing at thread-level alone and at
process-level alone in Figure 11.4(e). This represents an interesting case where dynamic
load balancing from the thread level propagates to the process level and vice versa.
We note that applying thread-level load balancing requires a minimum implementa-
tion eort (especially with the OpenMP scheduling clause as shown in Algorithm 11.1).
Therefore, going from single-level process-level load balancing to two-level dynamic
load balancing is almost eortless and always achieves the best performance based on
the experiments conducted herein.
Also, dynamic load balancing at thread level and process level inuence each other’s
performance, and this inuence should not be ignored. For example, the best combina-
tion of DLS techniques at the thread and process level (fourth column), is not always
a combination of the best technique at the thread level (second column) with the best
technique at the process level (third column) in Figures 11.4 and 11.5. In certain cases,
dynamic load balancing at thread level propagates to the process level and vice versa. Con-
sequently, the best-performing two-level combination is not always the combination of the
two best performing DLS techniques at a single level alone. These observations reveal the
signicant interplay between thread level and process level dynamic load balancing, as
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load balancing at one level inuences the load imbalance at the other level.
Part IV
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SimAS: Simulation-assisted DLS
Algorithm Selection for Irregular
Systems Performance
Scientic applications’ performance on HPC systems degrades due to load imbalance and
perturbations. In Chapter 3, we showed that applications on large-scale HPC systems are
often perturbed due to nonfatal errors and interference of system services (Section 3.5).
DLS techniques improve applications’ performance by balancing their load during the
execution.
Given the broad range of DLS techniques and their properties (Section 2.2), the choice
of the DLS technique that improves an application performance in uncertain execution
scenarios due to perturbations is challenging. This denes the algorithm selection prob-
lem [Ric76] in the context of scheduling. In this chapter, we answer the research question
“How to select a DLS technique that will achieve improved performance under perturba-
tions?”. We devised SimAS, where realistic performance simulations are leveraged for
the dynamic selection of the most ecient DLS techniques during execution according
to application and system state and perturbations (see Figure 12.1).
The study of the performance of scientic applications with DLS under perturbations
revealed that the most robust DLS technique, identied as the DLS technique that results
in the least variation of the application execution time under various perturbations, does
not achieve the best performance in all execution scenarios [MC18a]. Figure 12.2 shows
the simulative performance of PSIA (c.f. Section 12.2.1.1) on 696 cores of miniHPC (c.f.
Section 12.2.1.4) under perturbations (c.f. Section 12.2.1.6).
According to these results, GSS is the most robust DLS technique due to the minimal
variability of its performance under perturbations (Figure 12.2(a)). However, it results
in poor application performance under perturbations. Even the second most robust DLS
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Figure 12.1 Illustration of the focus and progress in this chapter (in colors) as part
of the overall approach (in grayscale). Realistic simulations are leveraged to
address the DLS algorithm selection problem under perturbations.
technique, WF, is outperformed by SS and AWF-C in specic perturbation scenarios, as
can be seen in Figure 12.2(b). These results suggest that even if the most robust DLS
technique is known a priori, which is hard to achieve, the application performance is
degraded in dierent execution scenarios. Therefore, a methodology for the dynamic
selection of DLS techniques during execution is needed to achieve the highest possi-
ble performance in all execution scenarios. In this chapter, we present an approach,
Simulation-assisted scheduling Algorithm Selection (SimAS), to address the problem of
scheduling algorithm selection problem for scientic applications executing on HPC
systems under perturbations.
12.1 Simulation-assisted DLS Selection
The SimAS concept is motivated by the well-known control strategy model predictive
control (MPC) [Raw00] where dierent control signals are tested on a model of the con-
trolled system before it is applied to the real control system. The MPC controller pre-
dicts the performance of the system with dierent control signals to optimize system
performance. Employing the same concept in task scheduling, SimAS uses simulation
to predict the application performance with dierent DLS techniques (control signals)
and selects the DLS technique that achieves the highest performance for the given ap-
plication, system, and perturbations in the system. As shown in Figure 12.3, a call to a
loop simulator is inserted inside a typical scheduling loop. SimAS leverages loop simu-
lators to predict the performance of the application with various DLS techniques. The
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GSS: the most robust DLS
(a) Variation of perfomance under perturbations.
GSS: not the most efficient DLS
AWF-D AWF-C AWF-C AWF-D AWF-D AWF-D WF AWF-C
WF
Most efficient DLS technique in each scenario
(b) Performance under perturbations.
Figure 12.2 Impact of perturbations on applications performance with DLS. The sim-
ulative performance of PSIA (c.f. Section 12.2.1.1) under perturbations in com-
puting availability, network bandwidth, and latency (c.f. Section 12.2.1.6). The
most robust DLS technique which incurs the least performance variation under
various perturbations Figure 12.2(a) is GSS. As shown in Figure 12.2(b), GSS does
not achieve the best performance under all perturbations [MC18a].
system monitor and estimator components read the system state during the execution
and update the computing system representation accordingly to feed the simulator with
the current perturbations in the system. SimAS examines the predicted performance by
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Figure 12.3 The proposed simulation-assisted scheduling algorithm selection
(SimAS) approach. The components highlighted in mint color represent the
SimAS additions to a typical loop scheduling system.
the simulator with dierent DLS techniques and selects the DLS technique that achieves
the best performance in the current execution scenario. The above steps may be re-
peated several times during the execution of the loop, and the SimAS call frequency can
be aligned with the frequency or intensity of the perturbations. The main idea of the
SimAS (inspired by MPC controller) is to use the simulator (system model) to test dier-
ent DLS techniques (control signals) on the loop execution (the system), before actually
applying the selected DLS to the executing application.
The advantage of SimAS is that it leverages the use of already developed
state-of-the-art simulations [MEC+18a; MEC+19] to predict the performance dynam-
ically during execution. The prediction accuracy of a simulator is strongly inuenced
by the representation of both the applications and the systems in simulation as well
as by the subsystem models it comprises. Since loop simulators predict the perfor-
mance of load imbalanced computationally-intensive loops, the inuence of the mem-
ory subsystem (e.g., complex memory hierarchy) on their performance is minimal.
Therefore, application performance can accurately be predicted via simulation. For in-
stance, the percent error between native and simulative executions for a given appli-
cation (PSIA [EMC17a]) using the SG-SD interface was found to be between 0.95% and
2.99% [MEC+18a]. It is expected that the accuracy and speed of the simulators employed
by SimAS will improve as simulators, in general, are continuously being developed and
rened. The cost of frequent calls to SimAS can be amortized by launching parallel sim-
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ulator instances to concurrently derive predictions for various DLS. Alternatively, this
cost can be entirely mitigated by asynchronously calling SimAS, concurrently to the ap-
plication execution. The system monitor and estimator components can be implemented
with several system monitoring tools [Cio17], such as collectl. Such tools can peri-
odically be instantiated to measure PE and network loads and to update the system rep-
resentation in the simulator for the next call to SimAS. The measured chunk execution
times can also be used to estimate the current PE computational speeds. The PE loads can
be estimated and predicted using autoregressive integrated moving average [MBS+15].
The implementation details of the loop simulator and SimAS are described below in
Section 12.2.
12.2 Experimental Evaluation
The SimAS approach is evaluated using an extensive set of experiments employing na-
tive and simulative experimentation, real and synthetic, single-sweep, and time-stepping
applications, on heterogeneous cores of miniHPC system (c.f. Section 8.2.1).
12.2.1 Design of Experiments
The design of the factorial experiments is presented in the following (cf. Table 12.1),
along with details of the DLS techniques and SimAS implementation, the implemented
loop simulator, the computing system under test and its injected perturbations in native
and simulative experiments.
12.2.1.1 Applications
We consider two applications (executed as single-sweep applications and as
time-stepping applications) and ve synthetic (single-sweep) workloads.
Real applications 1. PSIA. The parallel spin-image algorithm [EMC17a] (PSIA), is a
computationally-intensive application from computer vision (see Section 8.1). The total
number of parallel loop iterations in PSIA is 400, 000.
2. Mandelbrot. This application computes the Mandelbrot set [Man80] and generates its
image. Mandelbrot is parallelized such that the calculation of the value at every single
pixel of a 2D image is a loop iteration that is performed in parallel (see Section 8.1).
3. PSIA_TS. This application similar to PSIA. Unlike PSIA, PSIA_TS is executed in
time-steps, where at each time-step a certain number (4, 000) of spin-images is gen-
erated from a 3D object. It simulates applying spin-image transformations to an object
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Table 12.1 Design of factorial experiments
Factors Values Properties
Applications
PSIA
Mandelbrot
PSIA_TS (time-stepping)
Mandelbrot_TS (time-stepping)
Constant
Uniform
Normal
Exponential
Gamma
[5.9 · 107 .. 6.6 · 107] FLOP per iteration
[5.9 · 101 .. 2.6 · 108] FLOP per iteration
[5.9 · 107 .. 6.5 · 107] FLOP per iteration
[5.9 · 101 .. 2.6 · 108] FLOP per iteration
2.3 · 108 FLOP per iteration
[103 .. 7 · 108] FLOP per iteration
µ = 9.5 · 108 FLOP, σ = 7 · 107 FLOP, [6 · 108 .. 1.3 · 109] FLOP per iteration
λ = 1/3 · 108 FLOP, [9.48 · 102 .. 4.5 · 109] FLOP per iteration
k = 2, θ = 108 FLOP, [4.1 · 106 .. 2.7 · 109] FLOP per iteration
Problem size
N = 400,000 iterations (all applications except for
PSIA_TS, N = 4, 000 iterations per time-step ×10 time-steps
Mandelbrot, N = 262, 144 iterations
Mandelbrot_TS, N = 16, 384 iterations per time-step ×10 time-steps)
Loop scheduling
STATIC
SS, FSC, mFSC, GSS, TSS, FAC, WF
AWF-B, -C, -D, -E, AF
Static
Dynamic nonadaptive
Dynamic adaptive
Computing system
miniHPC
(heterogeneous HPC cluster)
22 Intel Broadwell nodes (22 · 20 cores), relative core weight1= 0.817
4 Intel Xeon Phi KNL nodes (4 · 64 cores), relative core weight1= 0.183
P = 128 heterogeneous (4 × 16 Broadwell + 1 × 64 KNL) cores
Perturbations
Nominal conditions np (no perturbations)
PE availability
pea-cm (constant mild): µ = 75%, σ = 0%
pea-cs (constant severe): µ = 25%, σ = 0%
pea-em (exponential mild): µ = 78%, σ = 24 · 10−3%
pea-es (exponential severe): µ = 31%, σ = 89 · 10−3%
Bandwidth
bw-cm (constant mild): µ = 1 · 10−5%, σ = 0%
bw-cs (constant severe): µ = 1 · 10−7%, σ = 0%
bw-em (exponential mild): µ = 1.1 · 10−1%, σ = 9 · 10−2%
bw-es (exponential severe): µ = 23 · 10−2%, σ = 19 · 10−2%
Latency
lat-cm (constant mild): µ = 1 · 10−5%, σ = 0%
lat-cs (constant severe): µ = 1 · 10−7%, σ = 0%
lat-em (exponential mild): µ = 1.2 · 10−5%, σ = 1.5 · 10−5%
lat-es (exponential severe): µ = 2.9 · 10−7%, σ = 1.8 · 10−7%
Combined
all-cm (constant mild): pea-cm, bw-cm, and lat-cm
all-cs (constant severe): pea-cs, bw-cs, and lat-cs
all-em (exponential mild): pea-em, bw-em, and lat-em
all-es (exponential severe): pea-es, bw-es, and lat-es
Experimentation
Native2
PSIA, Mandelbrot, PSIA_TS, and Mandelbrot_TS
on 128 miniHPC cores under targeted perturbations
Simulative
PSIA and Mandelbrot on 128 miniHPC cores under all perturbations
Synthetic applications on 128 miniHPC cores under all perturbations
1 Relative core weight to the total speed of a system of one core of each type.
2 Direct experiments on real HPC systems.
in motion (a video), where at each time-step a certain number of spin-images is created.
PSIA_TS is executed for 10 time-steps.
4. Mandelbrot_TS. This is the time-stepping version of Mandelbrot application. At each
time-step, the generated Mandelbrot set image at time t is zoomed-in by 5% on the center
of the image to generate the image at t +1. Mandelbrot_TS is executed for 10 time-steps.
The workload per time-step is reduced compared to Mandelbrot (single-sweep) such that
the execution time of 10 time-steps of Mandelbrot_TS is comparable to the execution
time of the single-sweep version. This is desirable for native experimentation given the
broad set of experiments performed (see Table 12.1), to avoid extremely long execution
times.
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Synthetic workloads Five synthetic workloads are examined herein. Each of the
ve synthetic workloads contains 400, 000 parallel loop iterations. The number of
oating-point operations (FLOP count) in each loop iteration is assumed to follow ve
dierent probability distributions, namely: constant, uniform, normal, exponential, and
gamma probability distributions. This assumption captures the characteristics of a wide
range of applications [BBC+17]. Synthetic applications are used to cover a broader spec-
trum of load imbalance proles than what may be encountered in real applications. The
probability distribution parameters used to generate these FLOP counts are also given
in Table 12.1.
12.2.1.2 Loop scheduling
Thirteen loop scheduling techniques are used to assess the performance of the above
nine applications under various execution scenarios. These techniques represent a wide
range of static and dynamic loop scheduling approaches. The dynamic loop scheduling
(DLS) techniques can further be distinguished into ve adaptive and seven nonadaptive
techniques. Algorithm 12.1 shows, in blue font color, the lines needed to be added to the
application code to parallelize it with DLS4LB.
12.2.1.3 Simulation-assisted scheduling algorithm selection approach
(SimAS)
The DLS4LB is extended to support the SimAS as the fourteenth scheduling option in the
DLS4LB. Taking the same approach of the DLS4LB of minimal application code changes,
an application can use the SimAS by inserting only two function calls, shown in green
font color in Algorithm 12.1.
The SimAS_setup function sets up the primary data structure SimAS_info
that holds important information, such as the number of PEs, the number of loop itera-
tions, the path to the simulator, the FLOP le that contains the FLOP count per loop iter-
ation, and the platform le that describes the computing system. Also, SimAS_setup
asynchronously starts the simulation of the application performance immediately with
a portfolio of DLS techniques in parallel. The SimAS_setup sets the scheduling tech-
nique to a default DLS (WF herein, which is selected based on the simulation results) to
allow the application to start and avoid delaying the application execution.
The SimAS_update checks (every 5 seconds herein) if the simulation is nished,
and selects the DLS technique that allows the application to nish the largest number
of tasks in the shortest time by manipulating the DLS_info structure; otherwise, it will
keep the selected DLS technique unchanged. The SimAS_update reruns the sim-
ulation again if 50 seconds (the SimAS calling frequency and it can be customized by
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SimAS_setup) have passed since the simulator was previously called or every new
time-step for time-stepping applications. The SimAS_update prevents the start of
a new instance of the simulator unless the earlier one is completed or the number of
remaining unscheduled iterations is less than or equal the number of PEs.
SimAS improvements Several measures are taken to mitigate the overhead of sim-
ulation during execution, such as simulating in parallel, asynchronously to the applica-
tion, to avoid stopping the application execution. A default DLS technique (namely, WF)
was used until the simulation completes, based on its high performance in the simulative
experiments. The SimAS checks the completion of the simulation at specic (adjustable)
periods to reduce the overhead of these checks. DLS techniques with poor performance
on heterogeneous computing systems were excluded from the DLS portfolio provided
to the SimAS to reduce the number of needed simulations and the search space of the
SimAS. Simulations launched by the SimAS were executed on the four cores per node
that are not used by the application and left for OS, network, and other processes (see
Section 12.2.1.4). Therefore, running simulations do not perturb the executing applica-
tion.
Algorithm 12.1 Dynamic load balancing with SimAS support using DLS4LB
#include <mpi.h>
#include “DLS4LB.h”
#include “SimAS.h”
MPI_Init(&argc, &argv)
MPI_Comm_size(MPI_COMM_WORLD, &nprocs)
MPI_Comm_rank(MPI_COMM_WORLD, &myid)
scheduling_method = SimAS_setup(SimAS_info, P, N, h, sigma, sim_path, FLOP_le,
platform_le)
DLS_Setup(MPI_COMM_WORLD, DLS_info)
DLS_Start_loop (DLS_info, N, scheduling_method)
while (! DLS_Terminated(DLS_info)) do
SimAS_update(DLS_info, SimAS_info)
DLS_Start_chunk(DLS_info, Cstart, Csize)
Compute_iterations(Cstart, size)
DLS_End_chunk(DLS_info)
DLS_End_loop(DLS_info)
MPI_Finalize()
12.2.1.4 Computing system
The native experiments are conducted on miniHPC (see Section 8.2.1). Four Broadwell
nodes and four KNL nodes of the miniHPC are used to create a heterogeneous system
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of 128 cores (see Table 12.1). A heterogeneous system is selected for the experiments
as it is more challenging, load balancing wise, and perturbing the application execution
on this system presents another load balancing challenge. All nodes are interconnected
with Intel Omni-Path fabrics in a nonblocking two-level fat-tree topology. To ensure the
uninterrupted execution of the application on the allocated CPU cores, only 16 out of
the 20 cores per node (8 out of 10 per socket) are used. The other 4 cores per node are
left for operating system, Omni-Path network load, and other non-application-related
processes.
12.2.1.5 Simulation details
Applications The SG-SD (see Section 4.1) is used to simulate the applications
of interest, where the loop iterations in the application code are represented as
tasks [MEC+18a]. The number of oating-point operations (FLOP) of each loop iteration
is counted using PAPI counters [BDG+00] to represent the computational eort associ-
ated with an application’s loop iterations. The SG-SD then reads the FLOP count per it-
eration during execution to simulate the computation per iteration. All DLS techniques
supported by the DLS4LB are also implemented in the SG-SD, and tasks are assigned to
free and requesting simulated cores, similar to native execution. The pseudocode of the
loop simulator is presented in Algorithm 6.1. The implemented loop simulator reads in
the number of iterations (tasks), start task ID, the path to the le that contains the FLOP
count per loop iteration, the path to the computing system representation, the selected
scheduling technique, and the maximum simulated time. The simulator reads the data
and simulates the loop execution using the selected DLS technique. The simulator then
outputs the simulated time and the number of tasks executed in this simulated time.
This information is read by the SimAS, which compares dierent DLS techniques based
on this information and selects the DLS technique that results in the shortest execution
time and the largest number of nished tasks.
Computing system A computing system is represented in SG via an XML le denoted
as platform file (see Section 6.3). The computational speed of a PE is estimated
by measuring a loop execution time and dividing it by the total number of oating-point
operations included in the loop [MEC+18a]. A Broadwell core was found to be four times
faster than a KNL core, as indicated by the relative core weights (cf. Table 12.1).
12.2.1.6 Injected perturbations
Based on the observations of the nonfatal perturbations on real systems and the con-
sidered perturbation in previous robust scheduling studies (see Chapter 3), three cat-
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egories of perturbations are considered herein, namely delivered computational speed,
available network bandwidth, and available network latency. Two intensities are consid-
ered, mild and severe, for each category. Two scenarios are considered for each
intensity, where the value of the delivered computational speed is either constant or
exponentially distributed.
All perturbations (cf. Table 12.1) are considered to occur periodically, with a period
of 100 seconds where the perturbations aect the system only during 50% of the per-
turbation period. The network (bandwidth and latency) perturbations commence with
the application execution, while the delivered computational speed perturbations begin
50 seconds after the start of the application. Another perturbation scenario is created
by combining all perturbations from the other individual categories.
Perturbations in simulative experiments All perturbations are enacted in SG dur-
ing simulation via the availability, bandwidth, latency, and platform
les (see Section 6.3) to represent perturbations in delivered computational speed, net-
work available bandwidth, and network latency, respectively.
Perturbations in native experiments A program (CPU burner) is launched in par-
allel and pinned on the same processor cores as the application to induce perturbations
on the PE availability in native execution. The program is executed periodically every
100 seconds and is only active during a fraction of this period that corresponds to the
required PE availability perturbation (75% or 25%).
For injecting perturbations in the link latency, the MPI communication functions
are intercepted using the MPI proling interface (PMPI), and certain delays are inserted
to simulate longer communication latencies. Given that the applications of interest are
computationally-intensive and the communicated data size between application’s pro-
cesses is minimal, perturbations in the network bandwidth do not have a signicant ef-
fect on the application performance, which is conrmed by the simulative experiments
below. Therefore, perturbations in the network bandwidth are excluded from native
experimentation.
A combined perturbations scenario is created for the native execution by combining
PE availability perturbations and network latency perturbations. As both perturbation
distributions (constant and exponential) have a comparable eect on the performance,
where the impact of constantly distributed perturbations is more evident, only the con-
stant distribution of perturbations is considered in the native experiments.
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12.2.2 Performance Results
The performance results of the execution of the applications with dierent loop schedul-
ing techniques under dierent execution scenarios are illustrated and discussed. We
show the need and the importance of the proposed SimAS algorithm selection approach.
12.2.2.1 Simulative performance under perturbations
The simulative performance results of the two applications, PSIA and Mandelbrot, and
the ve synthetic workloads under perturbations are shown in Figures 12.4 to 12.10.
Comparing the performance of the applications with various DLS techniques under no
perturbations, i.e., np, one can note that STATIC, GSS, TSS, and FAC perform poorly on
heterogeneous systems. Their poor performance is because these techniques do not ac-
count for the dierent computational power of dierent PEs. However, SS, FSC, mFSC,
WF, and adaptive techniques improve the performance signicantly under no perturba-
tions.
Under perturbations, WF does not accommodate the variability in the PE computing
speed due to perturbations as PE weights are constant. The performance of FSC and
mFSC is, in general, better than that of STATIC, GSS, TSS, and FAC. However, FSC and
mFSC are signicantly aected by the perturbations in PEs availability, as well. SS is
resilient to perturbations in the delivered computational speed of the PEs. However, it
is signicantly inuenced by the network latency variations, as can be seen with PSIA
for example in Figure 12.4 lat-cs and lat-es.
Perturbations in the network bandwidth show a minimal inuence on performance,
as the PEs only communicate loop iteration indices to calculate the start index and the
size of the next chunk. Therefore, the communicated messages are small. The bandwidth
perturbations are, thus, not selected for subsequent more targeted native experiments under
perturbations. However, network latency perturbations have a signicant eect on the
performance of applications.
The adaptive techniques perform comparably, with a slight advantage for AWF-E as
can be seen in Figure 12.5 all-cm and all-es. However, in certain cases, such as
lat-cm, lat-em, and all-em for in Mandelbrot (Figure 12.5), AWF-B and AWF-D
perform signicantly poorer than all other techniques. This poor performance is due
to the high variation of loop iteration execution times of the Mandelbrot that results
in one rank obtaining a chunk that delays the application execution and results in a
mis-estimation of PE weights. In general, WF results in the best execution times in most
of the considered execution scenarios. However, in some instances, other techniques
outperform the WF technique. Specically, SS outperforms WF in Figure 12.5 pea-cs
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and pea-es.
The results of synthetic workloads also conrm observations from the simulative
performance of real applications. These results suggest that no single DLS outperforms
all other techniques in all execution scenarios and even the most robust DLS technique
might result in suboptimal performance in certain execution scenarios. Therefore, the best
strategy is to dynamically select a DLS based on the current application and system
states.
The SimAS is called every 50 seconds, when there is a work request, to select the best
performing DLS. In certain cases, the application performance with SimAS was slightly
poorer than the best execution time achieved by other DLS techniques. Poor perfor-
mance in these cases is because loop scheduling is, by denition, non-preemptive, and
the execution of already scheduled loop iterations can not be preempted to be resumed
with the newly (expected more suitable) selected DLS.
12.2.2.2 Native performance under perturbations
A targeted selection of native experiments has been conducted for PSIA and Mandel-
brot. The constant distribution of perturbation values was selected, as it signicantly
impacts the performance of the applications. Based on the results of the simulative ex-
periments, perturbations in PE availability and network latency were considered due to
their signicant inuence on applications’ performance.
The performance results of PSIA and Mandelbrot with the thirteen DLS techniques
under targeted perturbations are shown in Figures 12.11 and 12.12. Similar to the
simulation-based predictions in Figures 12.4 and 12.12, the nonadaptive DLS techniques
perform poorly on perturbed heterogeneous systems. In particular, STATIC, GSS,
TSS, and FAC are signicantly aected by all considered perturbations. Unlike in the
simulation-based predictions, STATIC is also slightly aected by latency perturbations.
The poor performance of STATIC is because it is implemented in the DLS4LB in a
self-scheduling manner, i.e., workers obtain chunks of loop iterations during execution
when they become free. The chunk size of STATIC is equal to the total number of loop
iterations divided by the number of worker processes. Therefore, each worker obtains
exactly one chunk.
The adaptive techniques resulted in comparable performance. However, in some
instances, AF performed poorly in latency perturbation scenarios. Similar to the
simulation-based predictions, the WF outperforms all other techniques in most of the
execution scenarios. The SimAS results in improved application performance in most
of the execution scenarios. Applications’ performance with SimAS degraded in some
instances due to the non-preemptive scheduling implementation. Even though the tech-
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nique with the best performance is selected upon a new call to SimAS, the execution of
already scheduled loop iterations can not be preempted to be resumed with the newly
selected DLS. The results show that the overhead of SimAS is less than 0.5% of the ap-
plication execution time (see Figures 12.11 and 12.12).
Native performance with time-stepping applications under perturbations To
show the applicability of SimAS approach to scientic applications, time-stepping ver-
sions of PSIA and Mandelbrot are also executed under perturbations with and without
SimAS. In time-stepping applications, i.e., PSIA_TS and Mandelbrot_TS, SimAS starts
a new simulation at the beginning of each time step. WF is used as the default DLS
technique in these experiments or the same DLS from the previous time-steps until the
simulations are nished. SimAS selects the best performing DLS techniques based on the
prediction from simulations for the current time-step. This represents another use-case
of SimAS in time-stepping applications, which is frequently encountered in scientic
applications. The results of the time-stepping applications are shown in Figures 12.13
and 12.14. Similar to the non-time-stepping versions, SimAS improved the performance
of applications in most of the cases. We note that no single DLS technique always
achieves the best performance. Therefore, a dynamic selection of the DLS technique
according to the current perturbations in the system is needed. The SimAS overhead is,
in general, below 0.5% of the execution time, except for PSIA_TS, which has the over-
head of 2.7% at the most. This is due to the short execution time of the time-stepping
version of the PSIA compared to the non-time-stepping version.
12.2.3 Discussion
Even though the applications considered are computationally-intensive and only com-
municate loop indices with the master, perturbations in network latency had a signicant
impact on performance. The implementation choice of the scheduling techniques, such
as STATIC, implemented in a self-scheduling fashion, led to degrading its performance
in scenarios with network perturbations. In most experiments, all the adaptive DLS
techniques perform comparably. However, in certain instances, e.g., AWF-C and AF
in Figure 12.12 in lat-cm and lat-cs, their performance was signicantly poorer
compared to other adaptive DLS techniques. This poor performance is due to the short
execution time of the Mandelbrot application and the high variability of the loop itera-
tion execution times, in addition to the added perturbations, which does not allow the
core weights learned by these techniques to converge to the correct value.
Selecting the most performing DLS technique before execution might not deliver
the best performance, as perturbations in the HPC system are unknown a priori. For
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instance, the best DLS technique for Mandelbrot that could be identied before execu-
tion, i.e., in np execution scenario, is SS, which is outperformed by SimAS in lat-cs and
pea+lat-cs in Figure 12.12. A similar change in the best DLS technique is observed in the
results of Mandelbrot_TS in Figure 12.14. Since there is no high load imbalance in the
PSIA or PSIA_TS, there is no high variation in the performance of dierent DLS tech-
niques. Since the best DLS technique can not be known before execution, SimAS improved
the performance by dynamically selecting the DLS with the best performance based on the
simulation predictions.
In general, DLS techniques are designed to be ecient. However, eciency prevents
robustness due to the low tolerance of ecient techniques to uncertain events. Uncer-
tainty is ineradicable, and it manifests in HPC systems as perturbations (see Chapter 3).
This highlights the importance of the careful choice of DLS techniques for each applica-
tion, system size, and execution scenario. Dynamic selection of DLS techniques ensures
that each DLS technique is employed where it is the most ecient.
The SimAS approach can proactively select the best suited DLS before any perturba-
tions manifest in the system, whenever perturbations can be predicted in advance. The
SimAS leverages the use of already developed simulators, instead of needing the devel-
opment of novel prediction techniques. The DLS selection decisions taken by SimAS
can then be used to create a rule-based DLS selection mechanism for a combination of
application, system, and execution scenarios, to improve application performance dy-
namically without the need of online simulation.
Running SimAS simulations and the dynamic selection of DLS techniques incurs
overhead. However, this overhead has a limited eect on applications’ performance.
For example, the total time spent in SimAS_setup and SimAS_update functions
is 3.49 seconds out of 1147.55 total application execution time for the PSIA on 128 cores
in the lat-cs execution scenario. However, due to the non-preemptive property of
the DLS, the execution of already scheduled chunks of loop iterations is not preempted
to be resumed with the newly selected DLS. As shown in Figure 12.11(b), even though
the SimAS selected DLS techniques with shorter execution times in the case of lat-
cs with PSIA application on 128 cores, the execution time with SimAS was even longer
than that of SS, which was not selected by the SimAS.
In time-stepping applications, the eect of frequent DLS technique switching and the
non-preemption overhead is much less than the single-sweep applications. Therefore,
the performance of time-stepping applications with SimAS under perturbations is better
than the single-sweep versions of the same applications as can be seen in Figures 12.13
and 12.14. The preemption of scheduled (yet not executed) loop iterations may improve
the performance while switching DLS techniques.
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(a) PSIA simulative performance on 128 cores
STATIC SS FSC mFSC GSS TSS FAC WF AWF-B AWF-C AWF-D AWF-E AF
all-es 0.0% 44.4% 0.0% 22.2% 0.0% 0.0% 0.0% 11.1% 22.2% 0.0% 0.0% 0.0% 0.0%
all-em 0.0% 25.0% 0.0% 25.0% 0.0% 0.0% 0.0% 0.0% 25.0% 12.5% 0.0% 12.5% 0.0%
all-cs 0.0% 14.3% 7.1% 14.3% 0.0% 0.0% 0.0% 42.9% 21.4% 0.0% 0.0% 0.0% 0.0%
all-cm 0.0% 37.5% 0.0% 12.5% 0.0% 0.0% 0.0% 12.5% 37.5% 0.0% 0.0% 0.0% 0.0%
lat-es 0.0% 0.0% 0.0% 28.6% 0.0% 0.0% 0.0% 28.6% 28.6% 0.0% 0.0% 0.0% 14.3%
lat-em 0.0% 0.0% 12.5% 25.0% 0.0% 0.0% 0.0% 25.0% 25.0% 0.0% 0.0% 0.0% 12.5%
lat-cs 0.0% 0.0% 0.0% 28.6% 0.0% 0.0% 0.0% 28.6% 28.6% 14.3% 0.0% 0.0% 0.0%
lat-cm 0.0% 0.0% 0.0% 25.0% 0.0% 0.0% 0.0% 25.0% 25.0% 0.0% 0.0% 0.0% 25.0%
bw-es 0.0% 0.0% 0.0% 25.0% 0.0% 0.0% 0.0% 25.0% 25.0% 0.0% 0.0% 0.0% 25.0%
bw-em 0.0% 0.0% 0.0% 25.0% 0.0% 0.0% 0.0% 25.0% 25.0% 0.0% 0.0% 0.0% 25.0%
bw-cs 0.0% 0.0% 10.0% 40.0% 0.0% 0.0% 0.0% 30.0% 10.0% 10.0% 0.0% 0.0% 0.0%
bw-cm 0.0% 0.0% 20.0% 20.0% 0.0% 0.0% 0.0% 40.0% 20.0% 0.0% 0.0% 0.0% 0.0%
pea-es 0.0% 55.6% 0.0% 11.1% 0.0% 0.0% 0.0% 11.1% 22.2% 0.0% 0.0% 0.0% 0.0%
pea-em 0.0% 12.5% 0.0% 37.5% 0.0% 0.0% 0.0% 25.0% 25.0% 0.0% 0.0% 0.0% 0.0%
pea-cs 0.0% 44.4% 0.0% 33.3% 0.0% 0.0% 0.0% 11.1% 11.1% 0.0% 0.0% 0.0% 0.0%
pea-cm 0.0% 12.5% 0.0% 37.5% 0.0% 0.0% 0.0% 25.0% 25.0% 0.0% 0.0% 0.0% 0.0%
np 0.0% 0.0% 0.0% 25.0% 0.0% 0.0% 0.0% 25.0% 25.0% 0.0% 0.0% 0.0% 25.0%
(b) Percentage of counts DLS techniques are selected by SimAS
Figure 12.4 Simulative performance results of PSIA without (denoted with np) and
with (the rest) perturbations using SimAS and other thirteen loop
scheduling techniques on miniHPC. Percent performance improvement nor-
malized to STATIC in np scenario (baseline case without any perturbations and
baseline load balancing method). White, red, and blue denote baseline (= 100%),
degraded (> 100%), and improved performance (< 100%), respectively. The table
shows the DLS techniques dynamically selected by SimAS during execution.
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(a) Mandelbrot simulative performance on 128 cores
STATIC SS FSC mFSC GSS TSS FAC WF AWF-B AWF-C AWF-D AWF-E AF
all-es 0.0% 11.1% 55.6% 0.0% 0.0% 0.0% 0.0% 11.1% 22.2% 0.0% 0.0% 0.0% 0.0%
all-em 0.0% 12.5% 37.5% 37.5% 0.0% 0.0% 0.0% 12.5% 0.0% 0.0% 0.0% 0.0% 0.0%
all-cs 0.0% 10.0% 40.0% 20.0% 0.0% 0.0% 0.0% 20.0% 10.0% 0.0% 0.0% 0.0% 0.0%
all-cm 0.0% 25.0% 25.0% 12.5% 0.0% 0.0% 0.0% 12.5% 25.0% 0.0% 0.0% 0.0% 0.0%
lat-es 0.0% 14.3% 28.6% 14.3% 0.0% 0.0% 0.0% 14.3% 28.6% 0.0% 0.0% 0.0% 0.0%
lat-em 0.0% 28.6% 42.9% 0.0% 0.0% 0.0% 0.0% 0.0% 28.6% 0.0% 0.0% 0.0% 0.0%
lat-cs 0.0% 12.5% 25.0% 25.0% 0.0% 0.0% 0.0% 25.0% 12.5% 0.0% 0.0% 0.0% 0.0%
lat-cm 0.0% 0.0% 50.0% 0.0% 0.0% 0.0% 0.0% 25.0% 12.5% 0.0% 0.0% 12.5% 0.0%
bw-es 0.0% 14.3% 42.9% 14.3% 0.0% 0.0% 0.0% 14.3% 14.3% 0.0% 0.0% 0.0% 0.0%
bw-em 0.0% 14.3% 42.9% 14.3% 0.0% 0.0% 0.0% 14.3% 14.3% 0.0% 0.0% 0.0% 0.0%
bw-cs 0.0% 14.3% 42.9% 28.6% 0.0% 0.0% 0.0% 14.3% 0.0% 0.0% 0.0% 0.0% 0.0%
bw-cm 0.0% 14.3% 42.9% 14.3% 0.0% 0.0% 0.0% 14.3% 14.3% 0.0% 0.0% 0.0% 0.0%
pea-es 0.0% 22.2% 33.3% 33.3% 0.0% 0.0% 0.0% 11.1% 0.0% 0.0% 0.0% 0.0% 0.0%
pea-em 0.0% 25.0% 25.0% 25.0% 0.0% 0.0% 0.0% 0.0% 25.0% 0.0% 0.0% 0.0% 0.0%
pea-cs 0.0% 22.2% 44.4% 11.1% 0.0% 0.0% 0.0% 11.1% 11.1% 0.0% 0.0% 0.0% 0.0%
pea-cm 0.0% 11.1% 22.2% 0.0% 0.0% 0.0% 0.0% 33.3% 22.2% 0.0% 11.1% 0.0% 0.0%
np 0.0% 14.3% 42.9% 14.3% 0.0% 0.0% 0.0% 14.3% 14.3% 0.0% 0.0% 0.0% 0.0%
(b) Percentage of counts DLS techniques are selected by SimAS
Figure 12.5 Simulative performance results of Mandelbrot without (denoted with np)
and with (the rest) perturbations using SimAS and other thirteen loop
scheduling techniques on miniHPC. Percent performance improvement nor-
malized to STATIC in np scenario (baseline case without any perturbations and
baseline load balancing method). White, red, and blue denote baseline (= 100%),
degraded (> 100%), and improved performance (< 100%), respectively. The table
shows the DLS techniques dynamically selected by SimAS during execution.
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(a) Constant workload simulative performance on 128 cores
STATIC SS FSC mFSC GSS TSS FAC WF AWF-B AWF-C AWF-D AWF-E AF
all-es 0.0% 36.4% 54.5% 3.0% 0.0% 0.0% 0.0% 3.0% 0.0% 3.0% 0.0% 0.0% 0.0%
all-em 0.0% 46.4% 39.3% 3.6% 0.0% 0.0% 0.0% 10.7% 0.0% 0.0% 0.0% 0.0% 0.0%
all-cs 0.0% 28.8% 57.5% 2.7% 0.0% 0.0% 0.0% 9.6% 1.4% 0.0% 0.0% 0.0% 0.0%
all-cm 0.0% 58.6% 24.1% 6.9% 0.0% 0.0% 0.0% 10.3% 0.0% 0.0% 0.0% 0.0% 0.0%
lat-es 0.0% 42.9% 42.9% 7.1% 0.0% 0.0% 0.0% 7.1% 0.0% 0.0% 0.0% 0.0% 0.0%
lat-em 0.0% 38.5% 38.5% 11.5% 0.0% 0.0% 0.0% 7.7% 0.0% 0.0% 0.0% 0.0% 3.8%
lat-cs 0.0% 53.7% 31.7% 4.9% 0.0% 0.0% 0.0% 7.3% 0.0% 0.0% 0.0% 0.0% 2.4%
lat-cm 0.0% 46.2% 30.8% 7.7% 0.0% 0.0% 0.0% 11.5% 0.0% 0.0% 0.0% 3.8% 0.0%
bw-es 0.0% 0.0% 80.0% 4.0% 0.0% 0.0% 0.0% 12.0% 4.0% 0.0% 0.0% 0.0% 0.0%
bw-em 0.0% 0.0% 80.0% 4.0% 0.0% 0.0% 0.0% 12.0% 4.0% 0.0% 0.0% 0.0% 0.0%
bw-cs 0.0% 39.3% 42.9% 7.1% 0.0% 0.0% 0.0% 10.7% 0.0% 0.0% 0.0% 0.0% 0.0%
bw-cm 0.0% 4.0% 80.0% 8.0% 0.0% 0.0% 0.0% 4.0% 0.0% 0.0% 0.0% 4.0% 0.0%
pea-es 0.0% 29.0% 51.6% 0.0% 0.0% 0.0% 0.0% 12.9% 3.2% 3.2% 0.0% 0.0% 0.0%
pea-em 0.0% 77.8% 11.1% 3.7% 0.0% 0.0% 0.0% 7.4% 0.0% 0.0% 0.0% 0.0% 0.0%
pea-cs 0.0% 35.0% 40.0% 0.0% 0.0% 0.0% 0.0% 20.0% 2.5% 2.5% 0.0% 0.0% 0.0%
pea-cm 0.0% 72.4% 6.9% 0.0% 0.0% 0.0% 0.0% 10.3% 3.4% 6.9% 0.0% 0.0% 0.0%
np 0.0% 0.0% 80.0% 4.0% 0.0% 0.0% 0.0% 12.0% 4.0% 0.0% 0.0% 0.0% 0.0%
(b) Percentage of counts DLS techniques are selected by SimAS
Figure 12.6 Simulative performance results of Constant synthetic workload without
(denoted with np) and with (the rest) perturbations using SimAS and
other thirteen loop scheduling techniques on miniHPC. Percent perfor-
mance improvement normalized to STATIC in np scenario (baseline case without
any perturbations and baseline load balancing method). White, red, and blue de-
note baseline (= 100%), degraded (> 100%), and improved performance (< 100%),
respectively. The table shows the DLS techniques dynamically selected by SimAS
during execution.
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(a) Uniform workload simulative performance on 128 cores
STATIC SS FSC mFSC GSS TSS FAC WF AWF-B AWF-C AWF-D AWF-E AF
all-es 0.0% 20.8% 56.2% 0.0% 0.0% 0.0% 0.0% 20.8% 2.1% 0.0% 0.0% 0.0% 0.0%
all-em 0.0% 2.3% 77.3% 2.3% 0.0% 0.0% 0.0% 18.2% 0.0% 0.0% 0.0% 0.0% 0.0%
all-cs 0.0% 19.4% 54.8% 0.0% 0.0% 0.0% 0.0% 24.2% 1.6% 0.0% 0.0% 0.0% 0.0%
all-cm 0.0% 2.0% 73.5% 0.0% 0.0% 0.0% 0.0% 22.4% 2.0% 0.0% 0.0% 0.0% 0.0%
lat-es 0.0% 0.0% 73.9% 0.0% 0.0% 0.0% 0.0% 19.6% 2.2% 4.3% 0.0% 0.0% 0.0%
lat-em 0.0% 4.5% 72.7% 0.0% 0.0% 0.0% 0.0% 18.2% 4.5% 0.0% 0.0% 0.0% 0.0%
lat-cs 0.0% 2.1% 74.5% 2.1% 0.0% 0.0% 0.0% 19.1% 0.0% 2.1% 0.0% 0.0% 0.0%
lat-cm 0.0% 0.0% 71.7% 2.2% 0.0% 0.0% 0.0% 23.9% 0.0% 0.0% 0.0% 2.2% 0.0%
bw-es 0.0% 2.3% 76.7% 2.3% 0.0% 0.0% 0.0% 18.6% 0.0% 0.0% 0.0% 0.0% 0.0%
bw-em 0.0% 2.3% 76.7% 2.3% 0.0% 0.0% 0.0% 18.6% 0.0% 0.0% 0.0% 0.0% 0.0%
bw-cs 0.0% 4.7% 74.4% 2.3% 0.0% 0.0% 0.0% 16.3% 2.3% 0.0% 0.0% 0.0% 0.0%
bw-cm 0.0% 0.0% 70.2% 2.1% 0.0% 0.0% 0.0% 25.5% 0.0% 2.1% 0.0% 0.0% 0.0%
pea-es 0.0% 14.6% 64.6% 2.1% 0.0% 0.0% 0.0% 16.7% 2.1% 0.0% 0.0% 0.0% 0.0%
pea-em 0.0% 4.4% 73.3% 0.0% 0.0% 0.0% 0.0% 17.8% 4.4% 0.0% 0.0% 0.0% 0.0%
pea-cs 0.0% 16.7% 56.7% 0.0% 0.0% 0.0% 0.0% 25.0% 1.7% 0.0% 0.0% 0.0% 0.0%
pea-cm 0.0% 4.1% 75.5% 0.0% 0.0% 0.0% 0.0% 18.4% 2.0% 0.0% 0.0% 0.0% 0.0%
np 0.0% 2.3% 76.7% 2.3% 0.0% 0.0% 0.0% 18.6% 0.0% 0.0% 0.0% 0.0% 0.0%
(b) Percentage of counts DLS techniques are selected by SimAS
Figure 12.7 Simulative performance results of Uniform synthetic workload without
(denoted with np) and with (the rest) perturbations using SimAS and
other thirteen loop scheduling techniques on miniHPC. Percent perfor-
mance improvement normalized to STATIC in np scenario (baseline case without
any perturbations and baseline load balancing method). White, red, and blue de-
note baseline (= 100%), degraded (> 100%), and improved performance (< 100%),
respectively. The table shows the DLS techniques dynamically selected by SimAS
during execution.
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(a) Normal workload simulative performance on 128 cores
STATIC SS FSC mFSC GSS TSS FAC WF AWF-B AWF-C AWF-D AWF-E AF
all-es 0.0% 92.6% 5.6% 0.0% 0.0% 0.0% 0.0% 1.9% 0.0% 0.0% 0.0% 0.0% 0.0%
all-em 0.0% 75.6% 3.1% 0.0% 0.0% 0.0% 0.0% 20.5% 0.8% 0.0% 0.0% 0.0% 0.0%
all-cs 0.0% 93.1% 1.7% 0.0% 0.0% 0.0% 0.0% 4.6% 0.6% 0.0% 0.0% 0.0% 0.0%
all-cm 0.0% 91.3% 1.7% 0.0% 0.0% 0.0% 0.0% 6.1% 0.9% 0.0% 0.0% 0.0% 0.0%
lat-es 0.0% 75.6% 3.1% 0.0% 0.0% 0.0% 0.0% 20.5% 0.8% 0.0% 0.0% 0.0% 0.0%
lat-em 0.0% 75.4% 3.2% 0.0% 0.0% 0.0% 0.0% 20.6% 0.8% 0.0% 0.0% 0.0% 0.0%
lat-cs 0.0% 92.0% 2.9% 0.0% 0.0% 0.0% 0.0% 4.3% 0.7% 0.0% 0.0% 0.0% 0.0%
lat-cm 0.0% 87.2% 5.5% 0.0% 0.0% 0.0% 0.0% 6.4% 0.0% 0.0% 0.0% 0.9% 0.0%
bw-es 0.0% 75.4% 3.2% 0.0% 0.0% 0.0% 0.0% 20.6% 0.8% 0.0% 0.0% 0.0% 0.0%
bw-em 0.0% 75.4% 3.2% 0.0% 0.0% 0.0% 0.0% 20.6% 0.8% 0.0% 0.0% 0.0% 0.0%
bw-cs 0.0% 89.6% 5.7% 0.9% 0.0% 0.0% 0.0% 3.8% 0.0% 0.0% 0.0% 0.0% 0.0%
bw-cm 0.0% 75.4% 3.2% 0.0% 0.0% 0.0% 0.0% 20.6% 0.8% 0.0% 0.0% 0.0% 0.0%
pea-es 0.0% 89.1% 4.5% 0.0% 0.0% 0.0% 0.0% 5.5% 0.9% 0.0% 0.0% 0.0% 0.0%
pea-em 0.0% 75.6% 3.1% 0.0% 0.0% 0.0% 0.0% 20.5% 0.8% 0.0% 0.0% 0.0% 0.0%
pea-cs 0.0% 91.8% 1.5% 0.0% 0.0% 0.0% 0.0% 6.0% 0.7% 0.0% 0.0% 0.0% 0.0%
pea-cm 0.0% 73.7% 3.6% 0.0% 0.0% 0.0% 0.0% 21.9% 0.7% 0.0% 0.0% 0.0% 0.0%
np 0.0% 75.4% 3.2% 0.0% 0.0% 0.0% 0.0% 20.6% 0.8% 0.0% 0.0% 0.0% 0.0%
(b) Percentage of counts DLS techniques are selected by SimAS
Figure 12.8 Simulative performance results of Normal synthetic workload without
(denoted with np) and with (the rest) perturbations using SimAS and
other thirteen loop scheduling techniques on miniHPC. Percent perfor-
mance improvement normalized to STATIC in np scenario (baseline case without
any perturbations and baseline load balancing method). White, red, and blue de-
note baseline (= 100%), degraded (> 100%), and improved performance (< 100%),
respectively. The table shows the DLS techniques dynamically selected by SimAS
during execution.
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(a) Exponential workload simulative performance on 128 cores
STATIC SS FSC mFSC GSS TSS FAC WF AWF-B AWF-C AWF-D AWF-E AF
all-es 0.0% 4.7% 72.1% 0.0% 0.0% 0.0% 0.0% 18.6% 4.7% 0.0% 0.0% 0.0% 0.0%
all-em 0.0% 0.0% 73.2% 2.4% 0.0% 0.0% 0.0% 22.0% 2.4% 0.0% 0.0% 0.0% 0.0%
all-cs 0.0% 9.3% 66.7% 1.9% 0.0% 0.0% 0.0% 22.2% 0.0% 0.0% 0.0% 0.0% 0.0%
all-cm 0.0% 4.7% 72.1% 0.0% 0.0% 0.0% 0.0% 20.9% 2.3% 0.0% 0.0% 0.0% 0.0%
lat-es 0.0% 5.0% 70.0% 2.5% 0.0% 0.0% 0.0% 20.0% 2.5% 0.0% 0.0% 0.0% 0.0%
lat-em 0.0% 2.5% 72.5% 0.0% 0.0% 0.0% 0.0% 20.0% 2.5% 0.0% 0.0% 2.5% 0.0%
lat-cs 0.0% 0.0% 73.8% 0.0% 0.0% 0.0% 0.0% 21.4% 4.8% 0.0% 0.0% 0.0% 0.0%
lat-cm 0.0% 0.0% 71.8% 2.6% 0.0% 0.0% 0.0% 23.1% 2.6% 0.0% 0.0% 0.0% 0.0%
bw-es 0.0% 7.3% 68.3% 0.0% 0.0% 0.0% 0.0% 19.5% 2.4% 0.0% 0.0% 2.4% 0.0%
bw-em 0.0% 7.3% 68.3% 0.0% 0.0% 0.0% 0.0% 19.5% 2.4% 0.0% 0.0% 2.4% 0.0%
bw-cs 0.0% 5.0% 72.5% 2.5% 0.0% 0.0% 0.0% 20.0% 0.0% 0.0% 0.0% 0.0% 0.0%
bw-cm 0.0% 0.0% 72.5% 0.0% 0.0% 0.0% 0.0% 22.5% 2.5% 0.0% 0.0% 0.0% 2.5%
pea-es 0.0% 9.3% 72.1% 2.3% 0.0% 0.0% 0.0% 16.3% 0.0% 0.0% 0.0% 0.0% 0.0%
pea-em 0.0% 9.5% 69.0% 0.0% 0.0% 0.0% 0.0% 19.0% 2.4% 0.0% 0.0% 0.0% 0.0%
pea-cs 0.0% 5.8% 67.3% 0.0% 0.0% 0.0% 0.0% 25.0% 1.9% 0.0% 0.0% 0.0% 0.0%
pea-cm 0.0% 7.0% 72.1% 2.3% 0.0% 0.0% 0.0% 18.6% 0.0% 0.0% 0.0% 0.0% 0.0%
np 0.0% 7.3% 68.3% 0.0% 0.0% 0.0% 0.0% 19.5% 2.4% 0.0% 0.0% 2.4% 0.0%
(b) Percentage of counts DLS techniques are selected by SimAS
Figure 12.9 Simulative performance results of Exponential synthetic workload with-
out (denoted with np) and with (the rest) perturbations using SimAS and
other thirteen loop scheduling techniques on miniHPC. Percent perfor-
mance improvement normalized to STATIC in np scenario (baseline case without
any perturbations and baseline load balancing method). White, red, and blue de-
note baseline (= 100%), degraded (> 100%), and improved performance (< 100%),
respectively. The table shows the DLS techniques dynamically selected by SimAS
during execution.
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(a) Gamma workload simulative performance on 128 cores
STATIC SS FSC mFSC GSS TSS FAC WF AWF-B AWF-C AWF-D AWF-E AF
all-es 0.0% 21.3% 57.4% 0.0% 0.0% 0.0% 0.0% 19.1% 2.1% 0.0% 0.0% 0.0% 0.0%
all-em 0.0% 4.5% 75.0% 4.5% 0.0% 0.0% 0.0% 15.9% 0.0% 0.0% 0.0% 0.0% 0.0%
all-cs 0.0% 18.3% 55.0% 1.7% 0.0% 0.0% 0.0% 23.3% 1.7% 0.0% 0.0% 0.0% 0.0%
all-cm 0.0% 6.2% 72.9% 0.0% 0.0% 0.0% 0.0% 18.8% 2.1% 0.0% 0.0% 0.0% 0.0%
lat-es 0.0% 0.0% 71.1% 2.2% 0.0% 0.0% 0.0% 24.4% 0.0% 2.2% 0.0% 0.0% 0.0%
lat-em 0.0% 4.4% 71.1% 2.2% 0.0% 0.0% 0.0% 20.0% 0.0% 0.0% 2.2% 0.0% 0.0%
lat-cs 0.0% 0.0% 75.0% 2.3% 0.0% 0.0% 0.0% 18.2% 2.3% 0.0% 2.3% 0.0% 0.0%
lat-cm 0.0% 0.0% 75.0% 0.0% 0.0% 0.0% 0.0% 20.5% 2.3% 0.0% 0.0% 2.3% 0.0%
bw-es 0.0% 6.8% 72.7% 0.0% 0.0% 0.0% 0.0% 18.2% 2.3% 0.0% 0.0% 0.0% 0.0%
bw-em 0.0% 6.8% 72.7% 0.0% 0.0% 0.0% 0.0% 18.2% 2.3% 0.0% 0.0% 0.0% 0.0%
bw-cs 0.0% 2.4% 78.6% 2.4% 0.0% 0.0% 0.0% 16.7% 0.0% 0.0% 0.0% 0.0% 0.0%
bw-cm 0.0% 4.5% 72.7% 2.3% 0.0% 0.0% 0.0% 20.5% 0.0% 0.0% 0.0% 0.0% 0.0%
pea-es 0.0% 12.8% 61.7% 0.0% 0.0% 0.0% 0.0% 19.1% 4.3% 2.1% 0.0% 0.0% 0.0%
pea-em 0.0% 2.3% 74.4% 2.3% 0.0% 0.0% 0.0% 18.6% 2.3% 0.0% 0.0% 0.0% 0.0%
pea-cs 0.0% 10.3% 62.1% 0.0% 0.0% 0.0% 0.0% 25.9% 1.7% 0.0% 0.0% 0.0% 0.0%
pea-cm 0.0% 4.3% 72.3% 4.3% 0.0% 0.0% 0.0% 19.1% 0.0% 0.0% 0.0% 0.0% 0.0%
np 0.0% 6.8% 72.7% 0.0% 0.0% 0.0% 0.0% 18.2% 2.3% 0.0% 0.0% 0.0% 0.0%
(b) Percentage of counts DLS techniques are selected by SimAS
Figure 12.10 Simulative performance results of Gamma synthetic workload without
(denoted with np) and with (the rest) perturbations using SimAS and
other thirteen loop scheduling techniques on miniHPC. Percent perfor-
mance improvement normalized to STATIC in np scenario (baseline case with-
out any perturbations and baseline load balancing method). White, red, and
blue denote baseline (= 100%), degraded (> 100%), and improved performance
(< 100%), respectively. The table shows the DLS techniques dynamically se-
lected by SimAS during execution.
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(a) PSIA native performance on 128 cores
STATIC SS FSC mFSC GSS TSS FAC WF AWF-B AWF-C AWF-D AWF-E AF SimASoverhead
pea+lat-cs 0.0% 0.0% 55.0% 12.6% 0.0% 0.0% 0.0% 32.5% 0.0% 0.0% 0.0% 0.0% 0.0% 0.4%
pea+lat-cm 0.0% 0.0% 32.3% 16.7% 0.0% 0.0% 0.0% 31.2% 14.6% 2.1% 3.1% 0.0% 0.0% 0.7%
lat-cs 0.0% 0.0% 5.1% 11.8% 0.0% 0.0% 0.0% 19.9% 42.6% 1.5% 18.4% 0.7% 0.0% 0.4%
lat-cm 0.0% 0.0% 1.7% 7.6% 0.0% 0.0% 0.0% 23.5% 35.3% 12.6% 13.4% 3.4% 2.5% 0.5%
pea-cs 0.0% 0.0% 4.1% 18.2% 0.0% 0.0% 0.0% 13.2% 33.9% 12.4% 8.3% 5.0% 5.0% 0.6%
pea-cm 0.0% 0.0% 0.8% 16.7% 0.0% 0.0% 0.0% 24.2% 27.5% 18.3% 5.0% 4.2% 3.3% 0.6%
np 0.0% 0.0% 4.5% 17.0% 0.0% 0.0% 0.0% 18.8% 24.1% 13.4% 7.1% 11.6% 3.6% 0.5%
(b) Percentage of counts DLS techniques are selected by SimAS
Figure 12.11 Native performance results of PSIA without (denoted with np) and with
(the rest) perturbations using SimAS and other thirteen loop schedul-
ing techniques on miniHPC. Percent performance improvement normalized
to STATIC in np scenario (baseline case without any perturbations and baseline
load balancing method). White, red, and blue denote baseline (= 100%), de-
graded (> 100%), and improved performance (< 100%), respectively. The table
shows the DLS techniques dynamically selected by SimAS and the percent of
execution time spent in SimAS calls.
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(a) Mandelbrot native performance on 128 cores
STATIC SS FSC mFSC GSS TSS FAC WF AWF-B AWF-C AWF-D AWF-E AF SimASoverhead
pea+lat-cs 0.0% 0.0% 11.8% 36.5% 0.0% 0.0% 0.0% 38.8% 7.1% 0.0% 5.9% 0.0% 0.0% 0.2%
pea+lat-cm 0.0% 0.0% 22.5% 21.3% 0.0% 0.0% 0.0% 23.6% 11.2% 0.0% 7.9% 0.0% 13.5% 0.3%
lat-cs 0.0% 0.0% 1.1% 12.5% 0.0% 0.0% 0.0% 40.9% 30.7% 0.0% 14.8% 0.0% 0.0% 0.3%
lat-cm 0.0% 0.0% 34.4% 19.8% 0.0% 0.0% 0.0% 20.8% 3.1% 1.0% 7.3% 0.0% 13.5% 0.3%
pea-cs 0.0% 0.0% 33.3% 13.3% 0.0% 0.0% 0.0% 23.3% 12.2% 3.3% 3.3% 2.2% 8.9% 0.3%
pea-cm 0.0% 0.0% 32.5% 16.9% 0.0% 0.0% 0.0% 28.9% 9.6% 3.6% 0.0% 1.2% 7.2% 0.3%
np 0.0% 0.0% 35.6% 19.5% 0.0% 0.0% 0.0% 23.0% 4.6% 0.0% 8.0% 0.0% 9.2% 0.4%
(b) Percentage of counts DLS techniques are selected by SimAS
Figure 12.12 Native performance results of Mandelbrot without (denoted with np)
and with (the rest) perturbations using SimAS and other thirteen loop
scheduling techniques on miniHPC. Percent performance improvement nor-
malized to STATIC in np scenario (baseline case without any perturbations and
baseline load balancing method). White, red, and blue denote baseline (= 100%),
degraded (> 100%), and improved performance (< 100%), respectively. Each ta-
ble shows the DLS techniques dynamically selected by SimAS and the percent
of execution time spent in SimAS calls.
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(a) PSIA_TS native performance on 128 cores
STATIC SS FSC mFSC GSS TSS FAC WF AWF-B AWF-C AWF-D AWF-E AF SimASoverhead
pea+lat-cs 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 100.0% 0.0% 0.0% 0.0% 0.0% 0.0% 1.7%
pea+lat-cm 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 86.2% 13.8% 0.0% 0.0% 0.0% 0.0% 2.0%
lat-cs 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 100.0% 0.0% 0.0% 0.0% 0.0% 0.0% 1.5%
lat-cm 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 100.0% 0.0% 0.0% 0.0% 0.0% 0.0% 1.7%
pea-cs 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 94.3% 5.7% 0.0% 0.0% 0.0% 0.0% 2.7%
pea-cm 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 93.5% 6.5% 0.0% 0.0% 0.0% 0.0% 2.7%
np 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 96.2% 3.8% 0.0% 0.0% 0.0% 0.0% 2.7%
(b) Percentage of counts DLS techniques are selected by SimAS
Figure 12.13 Native performance results of PSIA_TS without (denoted with np) and
with (the rest) perturbations using SimAS and other thirteen loop
scheduling techniques on miniHPC. Percent performance improvement nor-
malized to STATIC in np scenario (baseline case without any perturbations and
baseline load balancing method). White, red, and blue denote baseline (= 100%),
degraded (> 100%), and improved performance (< 100%), respectively. Each ta-
ble shows the DLS techniques dynamically selected by SimAS and the percent
of execution time spent in SimAS calls.
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(a) Mandelbrot_TS native performance on 128 cores
STATIC SS FSC mFSC GSS TSS FAC WF AWF-B AWF-C AWF-D AWF-E AF SimASoverhead
pea+lat-cs 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 100.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.3%
pea+lat-cm 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 50.0% 0.0% 0.0% 0.0% 0.0% 50.0% 0.3%
lat-cs 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 100.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.2%
lat-cm 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 50.0% 0.0% 0.0% 0.0% 0.0% 50.0% 0.2%
pea-cs 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 50.0% 0.0% 0.0% 0.0% 0.0% 50.0% 0.5%
pea-cm 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 50.0% 0.0% 0.0% 0.0% 0.0% 50.0% 0.5%
np 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 0.0% 50.0% 0.0% 0.0% 0.0% 0.0% 50.0% 0.4%
(b) Percentage of counts DLS techniques are selected by SimAS
Figure 12.14 Native performance results of Mandelbrot_TS without (denoted with np)
and with (the rest) perturbations using SimAS and other thirteen loop
scheduling techniques on miniHPC. Percent performance improvement nor-
malized to STATIC in np scenario (baseline case without any perturbations and
baseline load balancing method). White, red, and blue denote baseline (= 100%),
degraded (> 100%), and improved performance (< 100%), respectively. The table
shows the DLS techniques dynamically selected by SimAS and the percent of
execution time spent in SimAS calls.

13
Robust DLS: Robustness Against
Nonfatal and Fatal Perturbations
Parallel and independent loop iterations represent independent tasks, where a task de-
notes a single loop iteration. As shown in the previous chapters (see Chapter 2 and 3),
load imbalance and perturbations (fatal and nonfatal) are two major challenges that de-
grade applications’ performance on HPC systems. As HPC systems become larger to
accommodate the computational needs of scientic applications, they become more vul-
nerable to faults and perturbations. The observed failure rate grows proportionally to
the number of processor sockets in the system [SG07] with measured MTBF of 1−7 days
[BBC+; Ni16; DGG+19]. Extrapolating the current failure rates to Exascale systems re-
sults in an MTBF of 24 minutes, and if the resiliency of the components is assumed to
be improved by a factor of 10, this results in a failure every 4 hours [SWA+14; BBC+].
Apart from failures, perturbations in the availability of the processing elements
(PEs), network bandwidth, or network latency also degrade application performance.
These perturbations occur due to operating system interference, transient malfunctions,
or other applications sharing resources, such as the interconnection network [GSG+16;
AE18; VLWB+19].
In this chapter, we answer the question of “How to tolerate (fatal and nonfatal)
perturbations during execution and maintain a load balanced execution on HPC sys-
tems?”. We introduce the robust Dynamic Load Balancing (rDLB) approach for the robust
self-scheduling of independent tasks under fail-stop failures or system performance vari-
ability (see Figure 13.1). rDLB proactively reschedules already scheduled but not nished
tasks rather than reactively re-execute failed tasks. It does not require any failure or per-
turbation detection or measurement mechanism. rDLB extends the MPI-based DLS4LB
library to enable robust scheduling in the presence of failures and perturbations on HPC
systems. The FePIA procedure [AMS+04] (see Section 3.2) is used to evaluate the robust-
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Figure 13.1 Illustration of the focus and progress in this chapter as part of the over-
all approach. rDLB is devised for the robust scheduling under fatal and nonfatal
perturbations. rDLB, together with SimAS and the two-level DLB, achieve the ro-
bust scheduling needed for scientific applications executed on modern and future
HPC systems.
ness of the proposed approach during the execution of two computationally-intensive
scientic applications in dierent failure and perturbation scenarios.
13.1 rDLB: robust Dynamic Load Balancing
rDLB is a robust load balancing approach against fatal fail-stop failures (of PEs, compute
nodes, or network elements that render PEs unreachable), as well as nonfatal perturba-
tions in the PEs processing speed or the interconnection network. Using rDLB, each
task is agged as Unscheduled, Scheduled, or Finished. At the beginning
of the execution, all tasks are Unscheduled. Tasks are self-scheduled via DLS tech-
niques to free and requesting PEs, and their ags are changed from Unscheduled
to Scheduled. In non-robust DLS execution, the scheduling operations end when all
tasks are scheduled to PEs. In the proposed approach, scheduling, however, continues
after all tasks are scheduled , to reschedule scheduled but unnished tasks. The key idea
of the proposed approach is to leverage the idle time of PEs at the end of the execution to
achieve robustness. The execution completes when all tasks are executed and have their
ags set to Finished.
Figure 13.2 illustrates an execution with and without the proposed robust DLB ap-
proach in the presence of a fail-stop failure. In the case of a PE failure, task T4will never
be completed because it is already scheduled on processor P3, which subsequently failed,
and the execution would wait indenitely for P3 to nish taskT4 to complete the execu-
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Figure 13.2 Conceptual illustration of the execution of 9 tasks on 3 PEs without (a,
b) and with (c) the proposed robust rDLB approach in the presence of
failures (b, c). Sub-figures show (a) the execution with the SS technique in the
failure-free case without rDLB, (b) the execution with SS in the case of a single
failure without rDLB, and (c) the execution with SS and rDLB in the case of a
single failure [MCC19].
tion of the entire application. With rDLB, after all tasks are scheduled, and P2 becomes
available and requests work, the rst scheduled but unnished task T4 is assigned to it,
and the execution completes as soon as all tasks are Finished.
Similarly, in the case of severe perturbations, illustrated in Figure 13.3, tasks assigned
to P2, the perturbed PE, take much longer to complete. With rDLB approach, task T7
is rescheduled on P3 and the execution completes earlier than that without rDLB. The
advantage of the proposed rDLB approach is that it acts proactively and does not depend
on any failure or perturbation mechanism. Rescheduling of unnished tasks does not
entirely add to the execution time, as it overlaps with the idle time when all tasks are
scheduled and PEs are waiting for the completion of all tasks. The execution terminates
as soon as either the original or the rescheduled tasks complete.
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Figure 13.3 Conceptual illustration of the execution of 9 tasks on 3 PEs without and
with the proposed robust rDLB approach in the presence of perturba-
tions. Sub-figures show (a) the execution with SS in the perturbation-free case,
(b) the execution with SS in the case of severe perturbations in P2 without rDLB,
and (c) the execution with SS and rDLB in the case of severe perturbations in
P2 [MCC19].
13.1.1 Analytical Modeling
From a theoretical point of view, it is possible to model the overhead of rDLB approach,
due to re-execution or re-scheduling of tasks because of fatal and nonfatal perturbations.
Let P denote the number of PEs and N the total number of tasks. To simplify the
model, we assume that all tasks are equal in size and are equally distributed among the
PEs (which tends to be the case when N >> P ). Since there are n = NP tasks per PE, the
time needed to execute the entire application in a perturbations-free scenario is: T = n ·t ,
where t is the time needed to execute one task.
Let pTF denote the probability of having at least one PE failure during the execution.
With probability
(
1 − pTF
)
, there is no failure and the application takes timeT to complete
the execution. With probabilitypTF , there is a failure and we need to account for the extra
time needed to execute the remaining tasks of the faulty processor. With probability 1n ,
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the error occurred on task i and we need to execute the remaining n − i tasks on the
remaining P − 1 PEs. Accounting for all cases, we can write:
ET =
(
1 − pTF
)
·T + pTF *,T +
n−1∑
i=0
1
n
· n − i
P − 1 · t
+-
= T + pTF
t
2
n + 1
P − 1 .
Assuming exponentially distributed failures, we can write pTF = (1−e−λT ), and since
T >> λ, we can use the Taylor Series to approximate pTF up to rst-order terms and we
obtain:
ET = T + λT
t
2
n + 1
q − 1 +O (λ
2T 2).
Finally, we can compute the overhead:
HT = 1 − ET
T
=
λt
2
n + 1
P − 1 +O (λ
2T 2) = O
(
λ
tn
P
)
.
Since T = n · t , we can also write:
HT = O
(
λ
T
P
)
,
which shows that the overhead of the rDLB approach decreases linearly with the number
of PEs. Indeed, increasing the number of PEs helps mitigating both the number of tasks
that need to be re-executed in the case of a failure and the number of tasks that are to
be re-executed on the remaining PEs.
13.1.2 Implementation Details
The proposed rDLB approach is generic and can be used with any application that em-
ploys self-scheduling. rDLB is used to extend the DLS4LB scheduling library, thereby
enhancing it with robustness features. The DLS4LB implements 13 DLS techniques
(nonadaptive and adaptive) and employs a master-worker execution model using MPI
two-sided communications (see Section 9.2).
Algorithm 13.1 shows the use of DLS4LB for robust scheduling. Lines in green high-
light the required code lines to use the DLS4LB. Lines in blue highlight the code changes
required to use rDLB in conjunction with DLS4LB. The MPI error handler is changed
to MPI_ERRORS_RETURN, which reports MPI errors, rather than considering them
fatal and ends the program immediately on MPI errors (default behavior). Workers ask
the master for work whenever they become free. Upon completing a chunk of tasks,
a worker sends the results to the master and asks for more work. Upon receiving the
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Algorithm 13.1 Use of rDLB in conjunction with DLS4LB
#include <mpi.h>
#include “DLS4LB.h”
MPI_Init(&argc, &argv)
MPI_Comm_size(MPI_COMM_WORLD, &P )
MPI_Comm_rank(MPI_COMM_WORLD, &myid)
/* Initialization */
1 rDLB_enabled = True
2 MPI_Comm_set_errhandler(MPI_COMM_WORLD, \
MPI_ERRORS_RETURN)
3 DLS_setup(MPI_COMM_WORLD, DLS_info, rDLB_enabled)
4 DLS_startLoop (DLS_info, N , DLS_method, results_data)
5 while Not DLS_terminated do
6 DLS_startChunk(DLS_info, assigned_iters, size)
7 data = malloc(size)
/* Main application loop */
8 Compute_tasks(assigned_iters, size, data)
9 DLS_endChunk(DLS_info, data)
10 free(data)
11 DLS_endLoop(DLS_info)
/* Save results */
12 . . .
/* Immediately end program, kill all processes */
13 MPI_Abort(MPI_COMM_WORLD, -1)
results of a chunk from a worker, the master marks the tasks previously assigned to the
requesting worker as Finished and assigns the worker a new chunk. This operation
is continued until all tasks are scheduled.
The DLS4LB is adjusted such that scheduling operations are continued until all
tasks are nished. Therefore, the master continues assigning Scheduled tasks to
requesting workers until all tasks are agged Finished. When the master marks all
tasks as Finished, it exits the while loop immediately, save all the results, and
calls MPI_Abort to kill all other processes and end the execution. MPI_Abort is
called by the master to ensure that the execution terminates immediately as soon as all
tasks are nished. It avoids hanging the execution indenitely in a collective operation
such as MPI_Finalize due to failed processes. Alternatively, implementations of
fault-tolerant MPI, such as the User-Level Failure Mitigation [BBH+12] (ULFM), could
be used to detect and exclude failed processes from the communicator. However, as such
fault-tolerant implementations are not yet part of the MPI standard, the MPI_Abort
approach is chosen instead, as it meets the requirement of immediate termination of
execution, even in the case of failed processes.
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The current implementation of rDLB works proactively and does not depend on,
nor require fault detection. It does not add overhead to the application execution time
in most cases, as the tasks are only rescheduled on free PEs when they wait for the
completion of the execution after all tasks are scheduled. It only incurs overhead if
the master is busy when all tasks are completed, such as FSC in Figure 13.6(a), which
delays the termination of the application by the duration of the re-executed tasks on
the master. The execution terminates as soon as all tasks are completed and report to
the master successfully. A limitation of the current implementation is the master, being
a single point of failure and contention. However, this limitation can be eliminated
by transforming the DLS4LB into a decentralized library using approaches previously
explored at the thread level [MEC18] or the process level [EC19b], which is expected to
increase both its robustness and performance (see Section 9.2.2).
13.2 Experimental Evaluation and Discussion
A set of experiments are designed to test and evaluate the performance of scientic
applications with rDLB under injected fatal and nonfatal perturbations in the computing
system. The results are analyzed and discussed below.
13.2.1 Design of Experiments
A summary of the experiments performed to evaluate rDLB is presented in Table 13.1.
In practice, PE or node failures are often noticed in long executions over a large number
of PEs. For practical reasons, short applications execution times and small system size
are used to show the benet of the proposed approach.
Applications Two computationally-intensive applications are considered in this
work: the parallel spin image algorithm (PSIA) [EFM+16] and the calculation of the
Mandelbrot set [Man80]. Details and pseudocodes of the two applications are presented
in Section 8.1. Both applications are parallelized at the process level only in these ex-
periments, using MPI and the DLS4LB.
Dynamic load balancing The DLS4LB is employed for the self-scheduling of the loop
iterations (tasks) in both applications. The DLS4LB is extended with the rDLB approach
to enable robust scheduling as shown in Algorithm 13.1.
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Table 13.1 Design of factorial experiments to evaluate rDLB
Factors Values Properties
Applications
PSIA
N = 20, 000 tasksa
Low variability among tasks
Mandelbrot
N = 262, 144 tasks
High variability among tasks
Self-scheduling
techniques
STATIC Static
SS, FSC, mFSC, GSS,
TSS, FAC, WF
Dynamic nonadaptive
(with and without rDLB)
AWF-B, -C, -D, -E, AF
Dynamic adaptive
(with and without rDLB)
Execution
scenarios
Baseline No failures or perturbations
Failures
one failure
P/2 failuresb
P − 1 failures
Assumptions:
(1) Fail-stop failures
(2) Failed cores do not recover
(3) Occur arbitrarily during execution
Perturbations
PE perturbations
Network latency perturbations
Combined PE and latency
A slow down of all PEs on a single node
Delay all communications of a single node
Combined
Computing
system
miniHPC
16 Dual socket Intel E5 − 2640v4 nodes
10 cores per socket
64 GB memory
nonblocking fat-tree topology
a N is the total number of tasks.
b P is the total number of PEs.
Injection of fatal and nonfatal perturbations To simulate fail-stop failures, ranks
make exit calls during the computation of the loop at arbitrary times during execution.
To show the benet of rDLB in tolerating a high number of failures, experiments are
performed with 1, P/2, and P − 1 failures, where P is the number of PEs.
Nonfatal perturbations in PE availability are performed by running a CPU burner
simultaneously on the same PEs as the running applications. For perturbations in net-
work latency, MPI communication calls are intercepted through MPI proling interface,
and 10 seconds delays are added for any communication to or from a specied node.
The injected delay is chosen to be long enough, such that it simulates a severe network
latency perturbation. Given that the focus in this work is on computationally-intensive
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applications, perturbations in network bandwidth have almost no eect on applications’
performance (see Chapter 12).
Computing system The evaluation experiments are conducted on miniHPC (see Sec-
tion 8.2.1). A total of 16 nodes are used in the experiments, with 16 ranks per node, eight
ranks per socket, with a total of 256 ranks on 256 PEs.
Evaluation of robustness The FePIA [AMS+04] procedure is applied to the perfor-
mance results to evaluate the robustness of rDLB. The resilience is derived as ρres (ϕ,pi ),
where ϕ is the parallel loop execution time Tpar and pi is the perturbation parameter
considered, i.e., PE failures (see Section 3.2). ρres (ϕ,pi ) is calculated for applications ex-
ecution with each DLS with pi1, pi2, and pi3, which corresponds to one PE failure, P/2 PE
failures, and P − 1 PE failures, respectively.
Similarly, exibility, ρ f lex (ϕ,pi ) is calculated for applications’ performances with
each DLS under nonfatal perturbations, i.e., PE perturbations, latency perturbations,
and combined perturbations for the three perturbations cases considered herein.
13.2.2 Evaluation and Discussion
The performance results of PSIA and Mandelbrot under failures and perturbations is
shown in Figures 13.4 and 13.6 and the corresponding robustness analysis is presented
in Figures 13.5 and 13.7. The STATIC technique is not included in the results with rDLB
as rDLB applies only to dynamic self-scheduling techniques. The results show the aver-
age parallel loop execution time over 20 executions for each experiment. The coecient
of variation of parallel execution times in all experiments is below 0.64. As execution
with DLS4LB without rDLB will not complete in the presence of failures, Figures 13.4(a)
and 13.4(b) and Figure 13.5, show only the results with rDLB.
Performance and resilience under failures The inspection of Figures 13.4(a)
and 13.4(b) and Figure 13.5 reveals that one PE failure is well tolerated with rDLB with
almost no eect on the execution time, i.e., execution time with one failure is very close
to the baseline. Specically, for the adaptive DLS techniques, the execution times in
the case of a single PE failure and baseline are qualitatively very close. The cost of tol-
erating P/2 failures depends signicantly on the DLS technique. DLS techniques that
assign small chunk sizes, such as SS (the most robust in this scenario), are more robust
than techniques that assign large chunks. Small chunk sizes, in such cases, minimize
the amount of lost work in the case of PE failures. In the case of P − 1 failures, the work
178 Robust DLS: Robustness Against Nonfatal and Fatal Perturbations
S
T
A
T
IC S
S
FS
C
m
FS
C
G
S
S
T
S
S
FA
C
W
F
A
W
F-
B
A
W
F-
C
A
W
F-
D
A
W
F-
E
A
F
Self-scheduling technique
21
22
23
24
25
26
27
28
29
210
P
a
ra
lle
l 
e
x
e
cu
ti
o
n
 t
im
e
 (
s)
Parallel execution time - PSIA
baseline one failure P/2 failures P-1 failures
(a) PSIA under PE failures
S
T
A
T
IC S
S
FS
C
m
FS
C
G
S
S
T
S
S
FA
C
W
F
A
W
F-
B
A
W
F-
C
A
W
F-
D
A
W
F-
E
A
F
Self-scheduling technique
21
22
23
24
25
26
27
28
29
210
P
a
ra
lle
l 
e
x
e
cu
ti
o
n
 t
im
e
 (
s)
Parallel execution time - Mandelbrot
baseline one failure P/2 failures P-1 failures
(b) Mandelbrot under PE failures
Figure 13.4 Performance of PSIA and Mandelbrot with the rDLB under injected PE
failures on miniHPC with 256 cores. Execution with rDLB tolerates up to
P − 1 failures [MCC19].
is almost serialized on only the master, and in this case, the execution time depends on
overhead of the DLS technique (number of scheduling rounds).
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Figure 13.5 Resilience of DLS techniques executing PSIA and Mandelbrot with the
rDLB under failures on miniHPC with 256 cores. The metrics show how
many folds is a DLS technique robust with respect to the most robust DLS
technique (red line, metric = 1) in a particular failure scenario (lower is bet-
ter) [MCC19].
Performance and exibility under nonfatal perturbations For the execution
with perturbations, two experiments are performed per scheduling technique per per-
turbation scenario: without rDLB and with rDLB to show the benet of rDLB in en-
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hancing application performance and robustness under perturbations. The results show
that perturbations in PE availability do not signicantly aect performance. In mild
perturbation scenarios such as PE perturbations, the execution with rDLB resulted in a
slightly longer execution time than that without rDLB for the same DLS technique, e.g.,
FSC in Figure 13.6(a) vs. FSC in Figure 13.7 top-left, due to the re-execution of tasks on
the master that delayed the termination of the application when all tasks are completed.
Comparing the performance results when perturbations are injected in network latency
and in combination with PE availability perturbations, one can see that rDLB enhanced
the performance of PSIA in Figure 13.6(a) and Mandelbrot in Figure 13.6(b). Results of
the exibility metric in Figure 13.7 conrm that using the rDLB approach boosted the
robustness of DLS techniques in case of severe latency perturbations and combined PE
and latency availabilities perturbations. In fact, for the AWF-B, -C, -D, -E techniques,
which are adaptive, their exibility is enhanced by a factor greater than 30 by applying
the rDLB approach in the case of combined PE and latency perturbations.
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Figure 13.6 Performance of PSIA and Mandelbrot without (grey color) and with (blue
color) the rDLB under injected PE perturbations and network latency per-
turbations on miniHPC with 256 cores. Execution with rDLB enhanced the
performance in the presence of perturbations by a factor of 7 with the adaptive
DLS techniques under network latency perturbations [MCC19].
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Figure 13.7 Flexibility of DLS techniques executing PSIA and Mandelbrot without and
with the rDLB under PE perturbations, and latency perturbation scenar-
ios on miniHPC with 256 cores. The metrics show how many folds is a DLS
technique robust with respect to the most robust DLS technique (red line, metric
= 1) in a particular perturbation scenario (lower is beer) [MCC19].
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14
Conclusions and Outlook
In this chapter, we summarize and conclude the work presented in this thesis. We outline
immediate and potential extensions of this work afterward.
14.1 Conclusions
In this doctoral thesis, we addressed the problem of robust dynamic load balancing of
scientic applications on HPC systems. We proposed a realistic performance simulation
approach for scientic applications with DLS. We discussed the inuence of various
parameters that aect the delity of the predicted simulative performance. Weproposed a
realistic simulation approach for the accurate and fast simulation of MPI-based applications
with minimal code changes. Realistic performance simulation is an essential instrument
in the analysis and optimization of the performance of scientic applications. Realistic
simulations result in similar analyses and conclusions to the analysis of the native results.
Based on simulation predictions of performance, condent decisions and selections can
be made to improve the performance of applications on HPC systems.
Realistic performance simulations are leveraged for two goals in this work. First,
realistic simulations were used for the reproduction of DLS experiments from litera-
ture to verify the present implementation of DLS techniques. To this end, we devised
a method for the reproduction and verication of DLS techniques. The reproduction of
such experiments increase the trustworthiness and eliminate uncertainties in the present
implementation of DLS techniques. We were able to reproduce the results in original pub-
lications within 10% average error.
Second, realistic performance simulation is used to address the algorithm selection
problem in the context of scheduling. Given the wide range of DLS techniques and
their properties, the choice of the most ecient DLS technique is not trivial. Also, the
study of the performance of scientic applications revealed that the most ecient DLS
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technique for a certain application-system pair changes due to variations in system per-
formance. Therefore, we devised and introduced SimAS, a simulation-assisted schedul-
ing algorithm selection approach for the dynamic selection of DLS techniques under
system perturbations. SimAS dynamically identies and selects the most ecient DLS
technique during execution based on the state of the system.
Following the verication of the present implementation of DLS techniques, we ex-
plored centralized and decentralized coordination approaches in implementing DLS tech-
niques. We discussed the advantages and limitations of each approach. We presented
DLS implementations in the most successful and widely used programming models in
HPC, namely OpenMP and MPI. This encourages scientic applications developers to em-
ploy DLS techniques, which is crucial for improving the performance and scalability of
applications on large-scale HPC systems.
We showed how to use DLS techniques for the dynamic load balancing at a single or
two levels of software parallelism. Given the increased complexity of the present and fu-
ture HPC systems, most scientic applications employ multilevel of software parallelism
to harness the computational power of modern HPC systems. We focus on the process
and thread levels of parallelism, specically MPI+OpenMP applications, as they repre-
sent the most commonly used parallelization method in scientic applications. Experi-
mental evaluation of two-level load balancing using DLS shows that only load balancing
at the two levels can achieve the best performance. Two-level dynamic load balancing
improved production astrophysics application performance by 15% and other applications
by up to 21%. Interestingly, we found that load balancing at one level can aect the load im-
balance at the other level and vice versa. Also, we found that the best performing two-level
combination is not always the combination of the two best performing DLS techniques at a
single level alone.
To address nonfatal and fatal perturbations in large scale HPC systems, we de-
vised rDLB for the robust dynamic load balancing of applications. rDLB proac-
tively reschedules tasks to tolerate fatal and nonfatal perturbations. It does not re-
quire any fault detection mechanism. The analytical analysis of rDLB shows that
fault tolerance overhead decreases with increasing the number of PEs, which is a desir-
able property for the ever-increasing scale of HPC systems. We integrated rDLB into the
DLS4LB MPI-based DLS library. Experimental evaluation of rDLB shows that it tolerates
up to P − 1 failures, where P is the number of PE allocated to the application and boosts
the robustness of DLS techniques by up to a factor of 30 under nonfatal perturbations.
In summary, we provide methods for the fast and accurate performance simulation
of applications and reproduction for verication of DLS experiments. We study the per-
formance of applications under perturbations and show that robustness does not imply
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eciency. Not only perturbations in the computing power are considered, but for the
rst time, also perturbations in the network (bandwidth and latency) are examined for
their eects on performance. We proposed SimAS for the dynamic selection of DLS
techniques during execution to solve the algorithm selection problem in the context of
scheduling under perturbations. We devised rDLB to address fatal and nonfatal pertur-
bations during execution. For the rst time, we enriched applications parallelized via
MPI with robust DLS techniques.
Modern and future HPC systems are characterized by their large scale, heterogene-
ity, and high performance variability. Also, large components count in systems leads to
high failure rates that may render these systems unusable. Therefore, robust scheduling
methods are of paramount importance to achieve a load balanced, improved perfor-
mance in the presence of system variability and failures. We proposed robust dynamic
load balancing methods and integrated them into OpenMP and MPI to ll the gap and
improve the performance of applications. We studied the interplay between load bal-
ancing at the thread and process level with DLS techniques. Veried DLS techniques,
realistic simulations, SimAS and rDLB that are integrated into an MPI-based dynamic
load balancing library (DLS4LB), provide the needed tools for robust load balanced per-
formance of scientic applications on HPC systems.
14.2 Outlook
This doctoral thesis opens possible extensions in various research directions. In the
reproduction and verication direction, our approach can be employed for the repro-
duction of various experiments for the verication of additional DLS techniques.
In the DLS techniques implementation direction, the MPI-based DLS library DLS4LB
is implemented in a centralized coordination approach in this work. A decentralized
coordination approach is planned to be applied in the immediate future for the imple-
mentation of such techniques at the MPI, similar to OpenMP implementation. Also,
the extension of commonly used programming models and runtime libraries with DLS
techniques other than MPI and OpenMP, such as Charm++ using its load balancing in-
terface [KK93] is planned in the future. Since loop iterations are in fact independent
tasks, it is vital to employ DLS techniques to extend tasking programming approaches,
such as Cilk [BJK+96], TBB [Phe08], OmpSs [BMD+11], HPX [KHAL+14], and Ha-
banero [BBC+09], which only support work-stealing and no self-scheduling techniques,
to extend the benet of DLS to their users as well.
In the scheduling algorithm selection direction, the study of perturbations and their
inuence on the performance of applications in native and simulative experiments can
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be used to synthesize a set of selection rules that replaces the need for online simulation
in SimAS. Using this set of rules will enable applications to select the most ecient DLS
technique dynamically during execution.
In the robust scheduling direction, rDLB can be integrated into more scheduling
libraries that employ self-scheduling, such as OpenMP. Herein, rDLB is integrated into
DLS4LB at the MPI level.
In the multi-level scheduling direction, a more in-depth study and analysis of the
interplay of load balancing between various levels of software parallelism, including
batch level and application level (process and thread) is on the top of priorities as an
immediate next step for this work. The cooperation between schedulers at various levels
can achieve higher degrees of load balance and robust performance than that achievable
by a single level only.
Exascale systems are approaching, and the ever-increasing scale of HPC systems
brings challenges that require holistic solutions. The scalability of decentralized DLS
implementations, realistic performance simulations, dynamic scheduling technique se-
lection, and robust multi-level scheduling are all seen as necessary research and pro-
duction instruments for Exascale and beyond HPC systems. This thesis opens up the
horizons into understanding the interplay of load balancing between various levels of
software parallelism and lays the ground for robust multi-level scheduling to address
unprecedented load imbalance and perturbations foreseen in Exascale HPC systems.
A
Notation and Terminology
Here we summarize the symbols and terms used in this thesis and their denition.
Table A.1 Symbols
Symbol Description
N Total number of tasks or loop iterations
P Number of processing elements (PEs)
R Remaining number of unscheduled tasks
µ Mean of task execution times
σ Standard deviation of task execution times
h Scheduling overhead
i PE ID
j Scheduling step
wi Relative weight of PE i
ni j Chunk size allocated to PE i at scheduling step j
ti j Execution time of ni j on PE i
f First chunk size
l Last chunk size
D Decrement between consecutive chunks
θi Weighted average ratio
θ¯i Average weighted average ratio
ηi PE raw computational weight
ηˆ Sum of PE raw computational weights
ϕ Performance feature of interest
pi Perturbation parameter
ρr es Resilience metric of a DLS technique
ρf lex Flexibility metric of a DLS technique
rDLS
Robustness radius, indicating how much a performance feature ϕ
was aected by a perturbation pi
rminDLS Minimum robustness radius
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Table A.2 Terms used in this thesis
Term Description
Batch of chunks Chunks of tasks that are calculated at the same scheduling step
Centralized coordination
A management of parallelism scheme, where a thread or process
is responsible for the coordination between all other threads or processes
in the application
Chunk size The number of tasks assigned to a PE at a scheduling step
Computationally-intensive
applications
Applications that spend most of their execution time computing,
improving speed of computations in these applications improves
their overall performance (compute-bound)
Decentralized coordination
A management of parallelism scheme, where entities of an application
coordinate with each other by sharing certain control data
without the need of dedicating one entity to perform such task
DLS Dynamic loop self-scheduling
Error An incorrect value or state, it occurs when a faulty unit or value is used
Fatal perturbations
or failures
A failure represents a stop of service of certain system component
or application. A fatal perturbation causes the applications running
on the system to fail
Fault
A sudden malfunction that occurs in a computing system,
such as a bit flip or incorrect control signal
Fault tolerance
A property of an application or a system, where faults are transparent
to the users. The application or system can continue correct operation
seamlessly in the presence of faults
Flexibility A measure of the robustness against nonfatal perturbations
FLOP
A floating-point operation, e.g., a single addition or multiplication
on two floating-point numbers
FLOP count The amount of floating-point operations in a task
FLOP/s
The number of aained floating-point operations per second as
a measure of performance
Hard error
A persistent errors, typically caused by hardware damage.
To recover from hard errors, the faulty component needs to be
replaced or fixed.
Heterogeneous system
Computing systems with components, which perform the exact function,
but with dierent properties, e.g. dierent types of CPUs, CPU+GPU
HPC High performance computing
Homogeneous system
Computing systems with components of the same kind
and same properties
Load imbalance
Uneven computational load on parallel executing PEs that
leads to uneven finishing times of PEs and degraded performance
MTBF Mean time between failures, MTBF = MTTF+MTTR
MTTF
Mean time to failure, it measures the expected operational time
of a system or component before a halt due to failure
MTTR
Mean time to repair, it measures how much time is needed
to recover from a failure
Multi-level scheduling
Scheduling on more than one soware parallelism level,
e.g. thread, process, batch.
Schedulers on all soware level cooperate to achieve load balance
and improve performance
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Table A.3 Terms used in this thesis (continued)
Term Description
Native experiments
Direct performance experiments obtained by executing applications
on HPC systems
Nonfatal perturbations
Errors or system noise that interfere with and impact
the performance of a running application without causing it to fail
Parallel loop execution
time
The finishing time of the latest PE
PE A processing element, e.g. a CPU core
Perturbations
Interference that impacts applications performance without
causing the failure of the application (nonfatal perturbations) or causes
the failure of an application (fatal perturbations)
Realistic simulations
Simulations that captures performance characteristics of
native experimentation and results in a performance analysis
similar to that based on the native results
Resilience A measure of the robustness against failures
Robustness Maintaining a certain performance level in the presence of perturbations
Scheduling overhead Extra-time spent in calculating and assigning chunks of tasks to PEs
Scheduling step or
scheduling round
Calculation and assignment of a chunk of tasks to PEs
SDC
Silent data corruption, an error that occurs in applications data
and/or code and is undetected. It can lead to false results
Simulative experiments Opposite of native, experimentation or results obtained from simulation
Single-level
scheduling
Scheduling at only one level of soware parallelism
Single-sweep
applications
Opposite of time-stepping applications.
Applications that compute certain operations
without updating the application state in between
So errors Transient errors, therefore, they can not be reproduced
Strong scaling
Increasing the number of PEs while fixing the problem size.
It tests how much speedup can be obtained
by allocating more resources to a certain application
System variability
System noise, background processes, and operating system
noise that perturb a running application and causes its variable
performance across dierent executions
Time-stepping
applications
Applications that repeatedly calculate certain operations in a loop.
At each iteration of the loop (time-step), the application state is updated
based on the calculations in the previous iteration(s)
TiT
Time-independent trace, an execution trace that contains computations
represented as FLOP count per task and communications
represented as bytes instead of timings
Two-level
scheduling
Scheduling at two levels of soware parallelism, e.g. process and thread levels.
Both levels cooperate to achieve load balanced improved performance
Weak scaling
Increasing problem size and the number of PEs allocated to an application
by keeping their ratio fixed. It tests how large can a problem be solved
by allocating more resources to the application
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